Senior DfT Engineer

Chandler, AZ, US • Posted 3 days ago • Updated 1 hour ago
Full Time
On-site
Fitment

Dice Job Match Score™

🛠️ Calibrating flux capacitors...

Job Details

Skills

  • Analog Circuits
  • QA Management
  • Integrated Circuit
  • Mixed-signal Integrated Circuit
  • IPS
  • Macros
  • Verilog
  • SystemVerilog
  • DV
  • Optimization
  • ATPG
  • Debugging
  • Design Documentation
  • RTL
  • Computer Architecture
  • DFT
  • Digital Design
  • Conflict Resolution
  • Problem Solving
  • Collaboration
  • Teamwork
  • Organizational Skills
  • Attention To Detail
  • Communication

Summary

As a DfT engineer, you will join a highly experienced team. Your key responsibilities will be:

1) Closely collaborate with Product Definer, Analog Design Lead, Digital Design Lead, Test Lead, Product Engineer, Quality Engineer, Validation Engineer - to identify the superset of requirements for Testability of the chip (Functional mode, Debug mode, ATPG).

2) Gain deep understanding on existing and innovative ways to insert DfT for complex analog and mixed-signal IPs, standard Macros (RAM, ROM, NVM, ADC, DAC) and complex digital logic.

3) High-quality of RTL design using Verilog and System-Verilog

4) Define Verification Plan for the implemented features and write tests, debug and get those passing at Chiptop level DV environment

5) Scan insertion, optimization, length balancing, P&R-aware rerouting of chains, Test-Point insertion, ATPG patterns generation, simulation and debug

6) Support Test Engineers during debug of patterns on new silicon, and on customer returns

7) Participate in Design & Test Review meetings and support the team for DfT
8) Generate comprehensive DfT Architecture & Design documentation and maintain it to match later updates

9) Troubleshoot and resolve issues related to DfT throughout the development lifecycle
10) Stay updated with the latest industry trends, tools, and methodologies in DfT design

Job Qualification:
  • Master's degree (MSEE) with majority of courses relevant to Digital Design, RTL coding, DfT, Computer Architecture, Digital Verification.
  • Minimum 3 years of experience in similar role of DfT, Digital Design & Architecture. Seeking 3-8 years total experience for this role
  • Willing to relocate to Phoenix Metro area (Arizona) and minimum 3 days per week full-day presence in NXP's Chandler office
  • Excellent on problem-solving, teamwork, planning, organizing, attention to detail and communication skills.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 80183766
  • Position Id: 9fe04b1ac0e1e2bbb17b17da16e882f4
  • Posted 3 days ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Chandler, Arizona

Today

Full-time

Chandler, Arizona

Today

Full-time

Remote

Today

Full-time

USD 170,000.00 - 250,000.00 per year

Remote

20d ago

Easy Apply

Contract, Third Party

Depends on Experience

Search all similar jobs