Stellent IT LLC
Stellent IT LLC

Permanent Role :: SOC Static Timing Analysis Engineer :: Remote

• Posted 4 days ago • Updated 38 minutes ago
Full Time
Fitment

Dice Job Match Score™

🤯 Applying directly to the forehead...

Job Details

Skills

  • System On A Chip
  • RTL
  • Integrated Circuit
  • Physical Data Model
  • ASIC
  • Data Analysis
  • EDA
  • Timing Closure
  • Investor Relations
  • Information Retrieval
  • International Relations
  • Static Timing Analysis
  • Scripting
  • Bash
  • Tcl
  • Python
  • Communication

Summary

Title :: SOC Static Timing Analysis Engineer

Location :: Remote

Type : Permanent

Responsibilities

  • Block level and/or full chip timing analysis throughout the life cycle of a project, from early investigation to final implementation and tapeout
  • Develop our timing methodology and infrastructure to support the timing flow from RTL synthesis to implementation and timing closure
  • Work with architects and logic designers to generate block and full chip timing constraints
  • Work with system and technology teams to define analysis scenarios and margining strategies
  • Develop a rigorous and comprehensive signoff methodology to guarantee high quality robust silicon
  • Partner with physical design teams to close and sign off the designs

Qualifications

  • Hands-on experience in ASIC timing constraints generation and timing closure
  • Expertise and advanced knowledge of industry standard timing EDA tools
  • Deep understanding and experience in timing closure of various functional and test modes
  • Expertise in timing convergence issues associated with deep-sub micron processes (crosstalk delay, noise glitch, POCV, IR-STA)
  • Proficient in scripting languages (csh/bash, TCL and Python)
  • Ability and taste for solving complex problems, efficient written and verbal communication, excellent organization skills
  • Self starter and highly motivated
  • Ability to work cross-functionally with various teams and be productive under aggressive schedules

Education:

PhD, Master's Degree or Bachelor's Degree in EE, EECS or CS

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 91022079
  • Position Id: 2026-49712
  • Posted 4 days ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

SoC Timing (Static Timing Analysis/STA) Engineer, HBM

Richardson, Texas

•

Today

Full-time

GPU Design Implementation, Static Timing Analysis Engineer

Austin, Texas

•

Today

Contract

SOC Timing Analysis (STA) Engineer ,HBM

Richardson, Texas

•

Today

Full-time

Sr. Staff Engineer - Timing Methodology

Austin, Texas

•

Today

Full-time

Search all similar jobs