Apply Now

FPGA Verification Engineer - Mountain View, CA- HYBRID

Mountain View, CA, US • Posted 60+ days ago • Updated 20 minutes ago

Contract Corp To Corp

Contract Independent

Contract W2

On-site

$60-120/ hr C2C/1099/hr

Fitment

Dice Job Match Score™

📋 Comparing job requirements...

Job Details

Skills

hardware
scripting
fpga

Summary

Hi,

our client is looking for a FPGA Verification Engineer.

Role:: FPGA Verification Engineer
Location: Mountain View, CA

Visa: Any valid working visa

Type: Hybrid

Job Description
Strong understanding of FPGA design principles and architectures.
Proficiency in System Verilog and UVM verification methodology.
Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS).
Knowledge of code coverage and functional coverage analysis.
Excellent debugging and problem-solving skills.
Strong communication and collaboration skills.

Requirements
Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.
Experience in FPGA verification.
Experience with scripting languages (e.g., Python, Perl).
Familiarity with hardware description languages (e.g., VHDL, Verilog).

PSRTEK is a reputed technology recruitment and IT staffing brand with a global footprint and an admired client base. As an ideas and innovation powerhouse with a culture of excellence, we bring remarkable expertise and deliver powerfully transformative results.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91098474
Position Id: 2026-2082
Posted 30+ days ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

FPGA Design and Validation Engineer

San Jose, California

•

3d ago

Job Title - FPGA Design and Validation Engineer Location - San Jose (on-site) Role type - 12+ Months (Contract) Job Description: This role is an exciting opportunity in SBIO team to create FPGA hardware validation platforms and debugging complex issues involving both hardware and software. Collaborate with design and firmware teams to define validation plans and execute on FPGA prototyping platforms. This role requires a proven track record of successfully bringing complex FPGA designs from conc

Easy Apply

Contract

Depends on Experience

ASIC/SoC Verification Engineer

Palo Alto, California

•

4d ago

Title: ASIC/SoC Verification Engineer Location: Palo Alto, CA (Or potentially Burlington, MA) Onsite Length of contract: 6 months+ (Temp-to-Perm) Ideal Start Date: 6/1/2026 Responsibilities: Lead verification for complex SoC subsystems using Python-based frameworks (Cocotb), with a focus on DSP validation, scalable test environments, and full verification closure through tapeout. Must haves: 8+ years in ASIC/SoC digital verificationStrong experience with Python-based verification (Cocotb preferr

Easy Apply

Contract

$80 - $100

Sr. Staff Engineer (UVM, AMBA, System Verilog & Digital Verification)

San Jose, California

•

2d ago

Xoriant is an equal opportunity employer. No person shall be excluded from consideration for employment because of race, ethnicity, religion, caste, gender, gender identity, sexual orientation, marital status, national origin, age, disability or veteran status. TITLE:- Sr. Staff Engineer (SystemVerilog & Digital Verification)LOCATION:- SanJose, CA (onsite)This role is part of a large RFC/RFIC/DFT engineering organization, focused on advanced digital verification across complex SoC and mixed-sig

Easy Apply

Contract

$90 - $100

Test Engineer

San Jose, California

•

3d ago

Title: - Test Engineer Location: - San Jose, CA (On-Site) Role Type: - 12+ Months (Contract) Job Description: Defining and implementing test plans, developing System Verilog /UVM based unit level test benches, including stimulus, checkers, monitors and assertions, analyzing and debugging regression fails, and developing and analyzing functional coverage on North Bridge / Data Fabric Design. Key skills are software (System Verilog, C/C++, object-oriented programming, scripting (e.g. Perl), x86 a

Easy Apply

Contract

Depends on Experience

Search all similar jobs