Apply Now

Principal SoC Architect (Memory Subsystems)

Santa Clara, CA, US • Posted 10 hours ago • Updated 10 hours ago

Full Time

On-site

Up to $300,000/yr

Technical Link

Fitment

Dice Job Match Score™

🧠 Analyzing your skills...

Job Details

Skills

DDR SDRAM
Decision-making
RTL
System Integration
AXI
IP
System On A Chip
SoC

Summary

What We're Looking For

Required Qualifications

10+ years of experience in memory subsystem, SoC, or IP development.
Expertise in DDR4/DDR5, LPDDR5/5X, and/or HBM architectures and system integration.
Background in architecture, RTL, verification, and silicon bringup.
Proven track record owning complex subsystems endtoend across multiple products.
Experience working directly with customers and external partners.
Strong technical leadership and decisionmaking skills in multisite environments.

Additional Qualifications

Experience defining reusable subsystem platforms or Centers of Excellence.
Familiarity with CHI/AXIbased SoC fabrics and crosssubsystem interactions.
Prior role as Chief Engineer, Fellow, or equivalent technical authority.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10308440
Position Id: 8947017
Posted 10 hours ago

Company Info

About Technical Link

Technical-Link North America is dedicated to excellence in engineering staffing, connecting top talent with leading companies. Whether you're an employer seeking skilled engineers or an engineer looking for your next contract opportunity, we have the expertise and resources to meet your needs.

Go to company profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

SERDES SIGNAL INTEGRITY

Santa Clara, California

•

25d ago

What You Can Expect Seeking a Senior Principal SERDES Signal Integrity Engineer to lead SERDES IP validation for next-generation high-performance compute and storage solutions. This role is critical in shaping leadership in Ethernet I 802.3dj and PCIe Gen6 technologiesinterfaces that define the future of hyperscale data centers and AI infrastructure. The ideal candidate will have expertise in signal integrity, board-level design, SERDES architecture, and measurement methodsespecially for Etherne

Easy Apply

Contract

80 - 90

Digital Payload System Engineer

Montreal, Quebec

•

Today

Digital Payload System Engineer Role overview:Seeking a Digital Payload System Engineer for design, integration, verification, and operational support for current and next-generation earth observation and communications satellites. The portfolio spans from broadband regenerative payloads to direct-to-user solutions (D2D) supported by phased array antennas with beamforming capability. The Digital Payload System Engineer will own the definition, design, integration, verification, and sustainment o

Easy Apply

Contract

Depends on Experience

Search all similar jobs