Analog Mixed Signal Layout Engineer

San Jose, CA, US • Posted 30+ days ago • Updated 29 minutes ago
Contract Independent
Contract W2
No Travel Required
On-site
Depends on Experience
Company Branding Image
Fitment

Dice Job Match Score™

👾 Reticulating splines...

Job Details

Skills

  • Cadence Virtuoso
  • Layout
  • FinFet
  • TSMC

Summary

Analog and Mixed-Signal Layout Engineer

Job Description

The candidate should be able work independently on block level and IP level Analog layout design, coordinating with the circuit designer and the rest of the layout team. The candidate will need to be able to work with both design engineers and mask design engineers in remote locations, and thus the ability to plan and efficiently use email and Webex to review critical aspects of the layout work is essential to this role.

 

The candidate should have experience with the layout of high-frequency analog and high-speed custom digital circuits in which parasitic minimization is critical.

 

The candidate should be able to understand how to implement design requests including pwr/gnd nets, critical device matching, and sensitive signal routing. They should be able to recognize how decisions at their level of integration affects the design hierarchy above and below their level. They should have a good understanding of ESD concepts including how to best use guard rings for design isolation.

The candidate should be comfortable asking questions of the rest of the layout team, the candidate will be expected to share items that they feel may help others in the layout team.

 

The candidate should have experience in using Cadence Virtuoso and also the calibre LVS and DRC checking tools. Some expertise in basic Unix scripting is a plus.

 

Candidate should have minimum 6-8+ years of hands-on experience in Analog or RF layout. Experience with analog modules such as SerDes, ADCs/DACs, and PLLs is a plus. Candidate should have good understanding of analog layout concepts for deep sub-micron processes and knowledge of fabrication process, and experience in layout in FinFet technologies is required.  Preference will be given for candidates with experience in 7nm and 5nm process nodes.

 

Education should include a Bachelor of Science degree.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 10308440
  • Position Id: 8864073
  • Posted 30+ days ago

Company Info

About Technical Link

Technical-Link North America is dedicated to excellence in engineering staffing, connecting top talent with leading companies. Whether you're an employer seeking skilled engineers or an engineer looking for your next contract opportunity, we have the expertise and resources to meet your needs.

Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

It looks like there aren't any Similar Jobs for this job yet.

Search all similar jobs