Apply Now

Validation Engineer

San Jose, CA, US • Posted 4 hours ago • Updated 4 hours ago

Contract W2

Contract Independent

12 Months

No Travel Required

On-site

Depends on Experience

Fitment

Dice Job Match Score™

⭐ Evaluating experience...

Job Details

Skills

SERDES
validation
FPGA
SoC
PCI
SATA
SGMII
100GBASE-X
PLL

Summary

Title: SerDes Validation Engineer Contractor

Location: San Jose, CA

Duration: 12+ months contract

KEY RESPONSIBILITIES:

Develops characterization and silicon validation plans for high speed transceivers
Defines methodologies for characterization and silicon validation of high speed serial systems
Characterize high speed SERDES with automated flows
Data analysis and create characterization reports
Correlation of pre-silicon results with silicon measurements
Drives direct and cross-functional teams to expand capability, productivity and effectiveness to deliver improvements in cost, quality and manufacturability

PREFERRED EXPERIENCE:

Experience in characterizing analog front-end
PLL phase noise measurement, traPLL, CDR, TX/RXnsmitter output jitter measurement, receiver jitter tolerance measurement
Hands on experience in laboratory environment, using lab equipment such as sampling oscilloscope, high performance BERT, logic analyzers, spectrum analyzers, BERT scopes, function/pulse generator
Experience in transceiver electrical compliance testing (PCIE, IEEE 802.3, OIF-CEI)
Experience in using automated methodologies to maximize use of equipment
Experience working with FPGA and/or SOC Architectures
Understanding of PCB schematic and layout
Strong analytical, problem-solving and debugging skills
Experience in protocol testing (PCIE, SATA, SGMII, 100GBASE-X)
Skills: Verilog, Python, Perl, TCL

ACADEMIC CREDENTIALS:

BSEE/MSEE with 0-2 years of experience in product characterization or validation field

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: saicon
Position Id: 8991857
Posted 4 hours ago

Contact the job poster

Deepesh Shah

Recruiter @ Saicon Consultants Inc.

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Validation Engineer - Early Career

Santa Clara, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 91,760.00 - 137,400.00 per year

Post Silicon Validation Engineer

San Jose, California

•

3d ago

Position: Post silicon Validation engineer Exp: 10+ years Location: Sanjose Key Skills: Post Silicon Validation,Oscilloscope, Multimeters, Analyzers, PCIe, Ethernet, Python, Perl Conduct initial power-on, reset sequencing, clock bring-up, and strap configuration for complex networking ASICs or SoCsEValidate Ethernet (e.g., 100G/400G/800G) MAC/PHY and PCIe (Gen 4/5/6) interfaces for physical layer integrity.Develop, execute, and automate validation test plans and SDK-driven test environments us

Easy Apply

Third Party, Contract

Depends on Experience

SerDes System Validation Engineer

Cupertino, California

•

Today

We are looking for a SerDes System Validation Engineer to lead system validation of mixed-signal SerDes IP. In this highly visible role, you will actively work within Analog-Mixed/Signal design team and participate in validation and debug of embedded circuits; collaborating with many teams to enable the world's premiere products. You will closely work with a hard-working group of Analog-Mixed/Signal designers working diligently to deliver hard IPs to Apple's products while exceeding the highest

Full-time

Principal PHY SerDes Validation Engineer

Santa Clara, California

•

Today

Full-time

USD 150,680.00 - 225,700.00 per year

Search all similar jobs