Never miss an opportunity! Create an alert based on the job you applied for.
Mountain View, California
•
Today
Position:Physcial Design Engineer Job Description:What candidate will Be Doing: Principal Accountabilities Responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal integrity, Power grid analysis etc in ASIC PNR FlowExecute the block level place and route assignments from Netlist through GDS flowPerform full chip implementation of complex SoCs (RTL-to-GDSII) if needed.Clo
Full-time
