SoC Full Chip DV Engineer

Austin, TX, US • Posted 9 hours ago • Updated 9 hours ago
Full Time
On-site
Fitment

Dice Job Match Score™

📊 Calculating match score...

Job Details

Skills

  • DV
  • Computer Hardware
  • Integrated Circuit
  • System On A Chip
  • IP
  • Intellectual Property
  • Test Plans
  • Collaboration
  • Design Architecture
  • Use Cases
  • Drive Testing
  • Code Coverage
  • Verilog
  • SystemVerilog
  • Debugging
  • Computer Architecture
  • Digital Design
  • UVM
  • C
  • C++
  • Assembly
  • Perl
  • Python
  • Scripting Language

Summary

Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new insights have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to our job and when you are a part of that team there's no telling what we'll could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job within Apple's Hardware Technology, and we'd love to have you join us.

As part of a very talented team, we are at the heart of the chip design effort collaborating with all fields (vertical product model)! You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design and architecture specifications and work closely with design & micro-architecture teams. A key component to the job is understanding the functional & performance goals of the design and you use this knowledge to test effectively. You develop test plans; tests & coverage plans as well as define our next generation verification methodology & test benches. It's required that you communicate and collaborate with design, architecture and software to understand the use cases and corner conditions and drive test cases. We also require additional responsibilities such as running and triaging regressions, tracking bugs, and analyzing coverage to achieve top results.

Minimum of BS + 0 years relevant industry experience.

Skilled in many aspects of digital verification such as constrained random verification process, functional coverage, code coverage, assertion methodology & philosophy\nKnowledge of Verilog/SystemVerilog, digital simulation and debug\nKnowledge of computer architecture and digital design fundamentals\nAbility to work independently to deliver the project goals\nExposure to UVM is desired\nExperience with C/C++, assembly is a plus\nExperience with perl, python or similar scripting language\nExcellent interpersonal skills and the dream to take on diverse challenges
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 90733111
  • Position Id: cb49972f01702c123665789b09080fd
  • Posted 9 hours ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Austin, Texas

Today

Full-time

Austin, Texas

Today

Full-time

Austin, Texas

Today

Full-time

Austin, Texas

Today

Full-time

Search all similar jobs