Apply Now

Physical Design Engineer

Austin, TX, US • Posted 6 hours ago • Updated 6 hours ago

Full Time

On-site

Depends on Experience

Fitment

Dice Job Match Score™

🔗 Matching skills to job...

Job Details

Skills

Summary

Physical Design Engineer
Sunnyvale CA or Austin TX- Onsite
Fulltime / FTE
Salary: Market- Negotiable

Job Overview:
We are looking for a highly skilled Physical Design Engineer to work at block level and/or top level for high-performance ASICs, SoCs, and custom silicon chips with strong scripting skills. The ideal candidate will be responsible for various aspects of the backend VLSI design flow, including floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and sign-off verification. The role requires expertise in EDA tools, physical verification methodologies, power optimization, and performance tuning.

Key Responsibilities:
Block-Level Physical Design:

Floorplanning & Partitioning – Define optimal floorplan with power grid, macro placements, and congestion analysis.
Strong scripting experience.
Placement & Optimization – Perform standard cell placement, legalization, and optimization to improve area, power, and timing.
Clock Tree Synthesis (CTS) – Design and optimize low-skew, high-performance clock networks.
Routing & DRC Closure – Ensure successful global and detailed routing, meeting design rule constraints.
Timing Closure – Work on setup/hold timing violations, signal integrity, and cross-talk reduction using static timing analysis (STA).
Power & IR Drop Analysis – Optimize power planning, power integrity (IR drop, EM), and leakage reduction techniques.

Top-Level Physical Design:

Chip-Level Floorplanning & Hierarchical Design – Manage top-level layout planning, pin assignments, and cross-block optimizations.
Strong scripting experience.
Clock & Power Distribution – Design robust clock trees and power delivery networks (PDN).
Integration of IP & Sub-blocks – Ensure seamless integration of IP blocks and handle complex routing challenges.
Chip Assembly & Sign-Off – Perform final netlist-to-GDSII implementation, addressing physical and electrical verification.

DFT Integration – Work with Design for Test (DFT) teams to ensure scan chain connectivity and testability.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10117909
Position Id: 26-10635
Posted 6 hours ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Austin, Texas

•

Today

Position Summary Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy - the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the wo

Full-time

USD 124,000.00 - 208,400.00 per year

Senior Staff GPU Physical Design Engineer

Remote

•

Today

Job Description Title: Senior Staff GPU Physical Design Engineer Location: Austin, TX or San Jose, CA. onsite strongly preferred Need: GPU or high-performance SoC experience. Advanced node (?5nm). Full block ownership Position Summary We are seeking a Senior Staff GPU Physical Design Engineer for our client to work on the physical implementation of high-performance GPU and system-level IP, driving execution across synthesis, place-and-route, timing closure, and signoff for their advanced tech

Contract

Senior Staff Engineer, Physical Implementation CAD Lead

Austin, Texas

•

Today

Full-time

USD 180,200.00 - 297,200.00 per year

Principal STA Engineer

Austin, Texas

•

Today

Descriptions & Requirements Job Description and Requirements We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: You are a season

Full-time

Search all similar jobs

Physical Design Engineer

Dice Job Match Score™

Job Details

Skills

Summary

Similar Jobs