Machine Learning Complier Architect

Hybrid in Mountain View, CA, US • Posted 20 hours ago • Updated 20 hours ago

Contract W2

50% Travel Required

Hybrid

90+

Fitment

Dice Job Match Score™

👤 Reviewing your profile...

Job Details

Skills

Python
c++

Summary

Project description

Our customer is a software development team with the top GERMAN OEM in automotive industry. Customer of ours is building the leading tech stack for the automotive industry and creating a unified software platform for over 10 million new vehicles per year. We're looking for talented, digital minds like you to help us create code that moves the world. Together with you, we'll build outstanding digital experiences and products for all customer brands that will transform mobility. Join us as we shape the future of the car and everyone around it.
The Chief Machine Learning Compiler Architect, within the NPU Hardware & Software organization, is intended for an individual with broad background in compiler development and architecture, with significant experience in AI/ML hardware accelerators and advanced compilation technologies. The Chief Machine Learning Compiler Architect will be responsible for designing and developing the compiler architecture for our state-of-the-art Neural Processing Unit (NPU), optimizing and transforming machine learning models into efficient executable formats that are tailored for our specialized hardware. Additionally, you will be responsible for leading research initiatives in advanced compilation techniques and driving adoption of cutting-edge optimization strategies and compilation methodologies.

Responsibilities

Compiler Architecture & Design

Design and develop a robust compiler architecture that effectively interacts with our NPU

Implement advanced graph optimizations that incorporate both hardware agnostic and hardware specific enhancements

Develop and optimize algorithms for tiling and memory management to efficiently utilize the NPU's resources

Create sophisticated optimization passes for neural network inference and training workloads

Code Generation & Hardware Integration

Map high-level operations to optimized library macros and convert them into hardware-level instructions

Generate and manage DMA commands to facilitate data movement and operation within the hardware ecosystem

Collaborate with hardware engineers and system architects to ensure seamless integration and maximal performance of the NPU

Implement efficient scheduling and resource allocation algorithms for concurrent AI workload execution

Innovation & Technology Leadership

Stay updated with the latest trends and advancements in compiler technology and machine learning to continuously improve the compiler design

Lead research initiatives in advanced compilation techniques for AI accelerators

Drive adoption of cutting-edge optimization strategies and compilation methodologies

Mentor engineering teams on compiler design principles and best practices

Skills

Must have

General Skills:

Expert communicator across cultural and team boundaries

Expertise in motivating teams and fostering a collaborative and productive environment

Background in managing multiple and competing stakeholder interests; establishing trust, clear roles and responsibilities, and goodwill between partner engineering organizations

Experience managing cross-functional and/or cross-team projects

Technical leadership experience with ability to mentor engineering teams

Strategic thinking capabilities with focus on long-term architectural decisions

Collaborate and work with multiple teams across geographies and time zones

Required Specialized Skills:

12+ years of experience in compiler development or architecture, particularly targeting AI or ML hardware accelerators

Strong understanding of machine learning algorithms and their computational implications

Working experience with TVM, IREE, XLA, MLIR or LLVM

Proficiency in programming languages such as C++ and Python

Experience with graph optimization techniques and memory management strategies in compilers

Demonstrated ability to translate high-level functional requirements into detailed technical designs

Deep knowledge of hardware architecture principles and AI accelerator design concepts

Proven track record of leading compiler architecture projects from concept to production deployment

Nice to have

Desired Skills:

Prior experience with NPU hardware

Knowledge of automotive industry standards and functional safety requirements

Experience with neural network quantization and optimization techniques

Background in high-performance computing and parallel processing architectures

Publications or contributions to open-source compiler projects

Experience with GenAI tools for accelerated engineering workflows and AI-assisted development practices

Enthusiasm for adopting innovative AI-augmented development practices and continuous learning in rapidly evolving GenAI technologies

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91141690
Position Id: 8884622
Posted 20 hours ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Machine Learning Complier Architect

Dice Job Match Score™

Job Details

Skills

Summary

Project description

Responsibilities

Skills

Similar Jobs