Austin, Texas
•
Yesterday
Title: Formal Verification EngineerLocation: Austin, TXDuration: 1 Years ContractRole: Lead design verification using formal tools and spec analysis. Must Have: VC Formal or JasperGold, SystemVerilog Assertions (SVA), and FPV applications.
Easy Apply
Contract
Depends on Experience
