ASIC jobs in Cedar Park, TX

ASIC/SOC DFT Engineer (Silicon Engineering)

Austin, Texas

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. ASIC/SOC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's

Full-time

ASIC Verification Engineer (UVM & GLS Focus)

Remote

•

9d ago

Position : ASIC Verification Engineer (UVM & GLS Focus) Location : Remote is fine Number of Positions : 7 Must-Have Skills Strong end-to-end UVM expertise with hands-on experience building verification environments from scratch, including testbench architecture, agents, sequences, monitors, scoreboards, checkers, assertions, coverage models, and regression automation.Extensive Gate-Level Simulation (GLS) experience including SDF annotation, timing validation, X-propagation analysis, reset/clock

Easy Apply

Contract

Depends on Experience

Lead ASIC DFT Staff Engineer

Remote

•

Today

Job Description: Key Skills : "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax " Experience: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary: We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertio

Contract

USD70.0/HOURLY - USD80.0/HOURLY

ASIC Power Engineer

Remote

•

3d ago

ASIC Power Engineer to perform power analysis and optimizations in ASIC for AR/VR products. Areas of interests includes Machine Learning. Primary languages are Python, TCL, and SystemVerilog (SV). RESPONSIBILITIES - Set up and maintain PPRTL and PTPX power analysis flows (average and time-based/peak power). - Generate and manage activity inputs (FSDB/VCD/SAIF) from RTL and gate-level simulations; handle long-waveform and windowed analysis. - Correlate RTL-level power estimates against gate-leve

Easy Apply

Contract

$100 - $115

ASIC DESIGN LEAD / SENIOR CHIP DESIGN ENGINEER

Remote

•

Today

ASIC CHIP LEAD ASIC Design Lead / Senior Chip Design Engineer What Youll Do Architecture and Chip Definition Lead ASIC architecture development from high-level requirements and block diagrams. Work with system architects to define chip functionality, interfaces and performance goals. Write detailed specifications for chip components and subsystems. RTL Design and Synthesis Develop RTL designs and run synthesis with Synopsys Design Compiler. Tune RTL for power, performance and area. Design, imp

Easy Apply

Contract

100+

ASIC Design Lead / Senior Chip Design Engineer

Remote

•

Today

Role:ASIC Design Lead / Senior Chip Design Engineer Location:REMOTE Duration: 12 months Contract Job Description What Youll Do Architecture and Chip Definition Lead ASIC architecture development from high-level requirements and block diagrams. Work with system architects to define chip functionality, interfaces and performance goals. Write detailed specifications for chip components and subsystems. RTL Design and Synthesis Develop RTL designs and run synthesis with Synopsys Design Compiler. Tun

Easy Apply

Contract

95 - 105

ASIC Verification Engineer (UVM & GLS Focus)

Remote

•

2d ago

Must-Have SkillsStrong end-to-end UVM expertise with hands-on experience building verification environments from scratch, including testbench architecture, agents, sequences, monitors, scoreboards, checkers, assertions, coverage models, and regression automation.Extensive Gate-Level Simulation (GLS) experience including SDF annotation, timing validation, X-propagation analysis, reset/clock synchronization issues, power-up sequence validation, and debug of post-synthesis/post-layout simulation fa

Easy Apply

Contract

65 - 70

Lead ASIC DFT Staff Engineer

Remote

•

8d ago

Required Skills & Qualifications: Strong hands-on experience in ASIC DFT with end-to-end ownership.Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.Experience with MBIST implementation and verific

Easy Apply

Third Party, Contract

90 - 100

ASIC Design Engineer II, Annapurna Labs - Cloud-Scale Machine Learning Acceleration

Austin, Texas

•

Today

Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you?ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, our custom designed machine learning inference datacenter server. Our success depends on our world-class server infrastructure; we?re handling massive scale and rapid integration of emergent technologies. We?re looking for an ASIC Design Engi

Full-time

ASIC Verification Engineer (UVM & GLS Focus)

Remote

•

9d ago

Job Description: Must-Have Skills Strong end-to-end UVM expertise with hands-on experience building verification environments from scratch, including testbench architecture, agents, sequences, monitors, scoreboards, checkers, assertions, coverage models, and regression automation.Extensive Gate-Level Simulation (GLS) experience including SDF annotation, timing validation, X-propagation analysis, reset/clock synchronization issues, power-up sequence validation, and debug of post-synthesis/post-la

Easy Apply

Contract

Depends on Experience

ASIC Engineer, Annapurna Labs

Austin, Texas

•

Today

Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries.Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you?ll be responsible for the design and optimization of h

Full-time

Physical Design Engineer

Austin, Texas

•

Today

Hi, Job Title: Physical Design Engineer Location : Austin ,TX / San Diego and Santa Clara , CA Responsibilities: We are seeking an experienced Physical Design Engineer to work on advanced semiconductor designs, including ASIC/SoC implementation, timing optimization, and physical design signoff. Thanks & Regards, Preethi S Reveille Technologies Inc.,

Easy Apply

Contract

Depends on Experience

2027 Undergrad ASIC Package Engineering Co-op/Intern

Austin, Texas

•

Today

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world's most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Joi

Full-time

USD 60,320.00 per year

2027 Masters ASIC Package Engineering Co-op/Intern

Austin, Texas

•

Today

Full-time

USD 99,840.00 per year

ASIC Systems Debug Engineer

Austin, Texas

•

Today

Grow with us ASIC Systems Debug Engineer Austin, Texas This is a hybrid, on-site position and not open to remote work Turn the toughest silicon failures into better products Ericsson's custom ASICs power the baseband and radio platforms that enable today's 5G networks-and tomorrow's 6G systems. These devices operate at the edge of complexity, performance, power efficiency, advanced process technology, and long product lifecycles. We are looking for an experienced ASIC Systems Debug Engineer

Full-time

Principal ASIC Verification Engineer

Austin, Texas

•

Today

At Cornelis we're building the future of AI and HPC networking with an AI-first approach to silicon and software development. We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are motivated to push the boundaries on how AI can transform everything from chip architecture to system performance at scale. Cornelis Networks delivers the world's highest performance scale-out networking solutions for AI and HPC datacenters. Our d

Full-time

Director AI/ML Driven ASIC Design and Implementation Automation

Austin, Texas

•

Today

As a Director of AI/ML driven ASIC Design and Implementation Automation in our AI & Chip Engineering (ACE) organization, you will work in a dynamic environment to explore methodology, flows and tools to improve efficiency and quality of results (power, performance, area, and quality) for SoC and IP development teams across the organization. You'll be working and connecting with AI/ML and automation experts in the industry as well as academia to explore state-of-the-art AI/ML CAD techniques as a

Full-time

ASIC FPGA Engineer

Remote or Boise, Idaho

•

Today

Basic Qualifications Education Requirements: Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 2 years of relevant experience; or Master's degree, plus 6 months of relevant experience. Clearance Requirements: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility req

Full-time

USD 103,585.00 - 110,000.00 per year

Principal Application Engineer (STA - SignOff)

Austin, Texas

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We are looking for a Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. The candidate will work closely with sales executives in supporting sales campaigns by delivering workshops, benchmarks, product demonstrations, methodology consultations and product support. Position also involves: Pr

Full-time

USD 116,200.00 - 215,800.00 per year

ASIC Verification Engineer

Austin, Texas

•

Today

Grow with us About this opportunity: Design Verification Engineer - ASIC IP Company: Ericsson Silicon Location: Austin, Texas This is an on-site, hybrid schedule position and not open to remote work. About Ericsson Silicon Ericsson's ASIC IP organization is a growing, world-class semiconductor development center dedicated to driving excellence in 5G network products. Our ASICs are the backbone of 5G networks. IP teams develop, test, and deliver various functional RTL blocks for integration

Full-time

ASIC jobs in Cedar Park, TX, USA