Entry level physical design engineer jobs

Sr. Physical Design Engineer, Amazon Leo

Austin, Texas

•

Today

Amazon Leo is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world.Be part of Amazon Leo?s sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. This is a unique opportunity to define a groundbreaking wireless solution with few legacy constraints. The team works with cus

Full-time

Sr. Physical Design Engineer, Amazon Leo

Austin, Texas

•

Today

Full-time

Physical Design Engineer

Sunnyvale, California

•

7d ago

Hi Good Morning, Job Title: Physical Design Engineer Location- Sunnyvale, CA- Onsite Need a PDE with front end experience who is good with Synthesis, PDE flow and placement optimization. We are hiring an experienced Physical Design Engineer to join a high-performing silicon engineering team supporting one of the world's leading technology organizations in Sunnyvale, CA. This is an exciting opportunity to work on cutting-edge ASIC/SoC designs and collaborate with talented engineers throughout the

Easy Apply

Contract, Third Party

Physical Design Engineer

Austin, Texas

•

Yesterday

Hi, Job Title: Physical Design Engineer Location : Austin ,TX / San Diego and Santa Clara , CA Responsibilities: We are seeking an experienced Physical Design Engineer to work on advanced semiconductor designs, including ASIC/SoC implementation, timing optimization, and physical design signoff. Thanks & Regards, Preethi S Reveille Technologies Inc.,

Easy Apply

Contract

Depends on Experience

Physical Design Engineer

Hybrid in San Jose, California

•

3d ago

Title: Physical Design Engineer Location: San Jose, CA and Austin, TX (Hybrid 3 days Onsite) Duration: 12 months Interview: MS Teams Job Summary: Responsibilities We are seeking a Physical Design contractor with strong synthesis and implementation expertise to support large, timing-critical designs at advanced technology nodes. Key Responsibilities: Perform synthesis using Cadence Genus for large, timing-challenged designsDrive PPA (power, performance, area) optimization through synthesis an

Easy Apply

Contract, Third Party

Depends on Experience

Physical Design Engineer

Austin, Texas

•

Today

What You'll Be Doing: RTL to Physical Design (RTL2PD) stage experienceRTL2PD Design Engineer(ASIC)MUST HAVE : RTL Synthesis, Constraint writing, validation, Static timing AnalysisRTL Synthesis, Constraint writing, validation, Static timing AnalysisWriting Scripts/Modiying scripts for RTL synthesis, SDC creation, STADebug synthesis issues and STAGenerate clean netlist. What we are looking for: Experience: 5+ years of hands-on RTL SynthesisEDA exposure: Design compiler, PrimeTime, Tempus, Genus,Mu

Easy Apply

Contract, Third Party

$50 - $60

Physical Design Engineer

Palo Alto, California

•

Today

JD for PD: Exposure to TSMC 2NP/3NP is mustPerform endtoend physical design flow:FloorplanningPower planning (PG grid, IR)Placement & optimizationCTS (Clock Tree Synthesis)RoutingPostroute optimizationAchieve timing closure across all modes and cornersResolve DRC, LVS, ERC and signoff violationsHandle lowpower design techniques:MultiVt, Multivoltage (UPF)Power gating, clock gatingPerform physical verification and signoff:STA (Primetime)SI / CrosstalkIR drop & EM analysisWork on advanced nodes (7

Easy Apply

Contract

Depends on Experience

Physical Design Engineer Semiconductor / ASIC

Hybrid in Palo Alto, California

•

14d ago

Physical Design Engineer Semiconductor / ASIC Location: Palo Alto, CA (100% Onsite) Openings: 5 Job Overview We are looking for an experienced Physical Design Engineer with strong hands-on expertise in end-to-end ASIC physical design and advanced semiconductor process nodes. The ideal candidate must have exposure to TSMC 2NP/3NP technology and proven experience in physical implementation, timing closure, power optimization, and physical verification. Key Responsibilities Execute the complete phy

Easy Apply

Contract

$70 - $90

Physical Design Engineer

Sunnyvale, California

•

7d ago

Job Title: Physical Design Engineer Location- Sunnyvale, CA- Onsite Need a PDE with front end experience who is good with Synthesis, PDE flow and placement optimization. Key Responsibilities Drive RTL synthesis and optimization to achieve performance, power, and area (PPA) goals Perform floor planning for complex ASIC/SoC designs while ensuring optimal timing, congestion, and power distribution Collaborate closely with RTL design engineers to provide actionable feedback that improves RTL qualit

Easy Apply

Contract, Third Party

VLSI Physical Design Engineer (California, Texas) - W2 Only

Austin, Texas

•

2d ago

Hello, Hope you are doing good ! Please find the JD below and share your updated resume POSITION: VLSI Physical Design Contractor Location: San Jose, CA and Austin, TX Responsibilities We are seeking a Physical Design contractor with strong synthesis and implementation expertise to support large, timing-critical designs at advanced technology nodes. Key Responsibilities: Perform synthesis using Cadence Genus for large, timing-challenged designs Drive PPA (power, performance, area) optimization

Easy Apply

Full-time

$60 - $70

Physical Design Engineer

Remote

•

Yesterday

Job Title: Physical Design Engineer Location: Remote We are looking for a Physical Design Engineer with hands-on experience in TSMC 3nm/2nm at SOC for cutting-edge GPU / High-Performance designs. Key Responsibilities: 1. Own Netlist-to-GDSII for high-speed, low-power SOC 2. Floorplanning, Placement, CTS, Routing, Timing closure 3. Drive PPA optimization - Power, Performance, Area for 2nm/3nm 4. Handle advanced nodes issues: IR Drop, EM, Crosstalk etc 5. Hands on experience on tools - Synopsys F

Easy Apply

Third Party, Contract

$60+

Physical Design Engineer GPU / High-Performance SoC

Remote

•

14d ago

Job Title: Physical Design Engineer GPU / High-Performance SoC Location: Mountain View, CA (Full Onsite) Openings: 2 Job Description We are looking for an experienced Physical Design Engineer with hands-on experience in advanced semiconductor process nodes, particularly TSMC 3nm and/or 2nm, for high-performance SoC, GPU, or similar complex chip designs. The ideal candidate will have strong end-to-end physical design experience, from netlist to GDSII, along with expertise in PPA optimization, tim

Easy Apply

Contract

$60 - $80

Sr. Physical Design Engineer, Amazon Leo

Austin, Texas

•

Today

Amazon Leo is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. Be part of Amazon Leo's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. This is a unique opportunity to define a groundbreaking wireless solution with few legacy constraints. The team works with c

Full-time

USD 185,200.00 - 250,000.00 per year

Physical Design Engineer

Austin, Texas

•

30+d ago

Job Description We are looking for a Physical Design Engineer with strong expertise in Place & Route (PnR), Power-Performance-Area (PPA) optimization, and timing convergence for advanced technology nodes. Key Responsibilities Drive block-level physical design implementation from netlist to GDSII. Perform floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and physical verification. Optimize designs for Power, Performance, and Area (PPA) targets. Achieve timing clo

Easy Apply

Full-time

Depends on Experience

Senior Physical Design Engineer

Sunnyvale, California

•

Today

I hope this message finds you well and thriving. We are currently seeking a highly skilled and experienced Physical Design Engineer to join a high-performing silicon engineering team supporting one of the world's leading technology organizations in Sunnyvale, CA. This is an exciting opportunity to work on cutting-edge ASIC/SoC designs and collaborate with talented engineers throughout the chip development lifecycle. Job Title: Senior Physical Design Engineer Location: Sunnyvale, CA Job Type: Fu

Easy Apply

Full-time

180,000 - 200000

Physical Design Engineer

Hybrid in Sunnyvale, California

•

Today

We are hiring an experienced Physical Design Engineer to join a high-performing silicon engineering team supporting one of the world's leading technology organizations in Sunnyvale, CA. This is an exciting opportunity to work on cutting-edge ASIC/SoC designs and collaborate with talented engineers throughout the chip development lifecycle. Key Responsibilities Drive RTL synthesis and optimization to achieve performance, power, and area (PPA) goals Perform floorplanning for complex ASIC/SoC de

Easy Apply

Contract, Third Party

Depends on Experience

Physical Design Engineer

Sunnyvale, California

•

12d ago

Role : Physical Design EngineerLocation- Sunnyvale, CA- OnsiteNeed a PDE with front end experience who is good with Synthesis, PDE flow and placement optimization.We are hiring an experienced Physical Design Engineer to join a high-performing silicon engineering team supporting one of the world's leading technology organizations in Sunnyvale, CA. This is an exciting opportunity to work on cutting-edge ASIC/SoC designs and collaborate with talented engineers throughout the chip development lifecy

Easy Apply

Third Party, Contract

Depends on Experience

Physical Design Engineer

Santa Clara, California

•

9d ago

Hiring: Physical Design Engineer We are looking for an experienced Physical Design Engineer to work on advanced technology nodes and high-performance IP designs. Key Responsibilities - Execute RTL-to-GDSII implementation, including synthesis, place and route, timing optimization, and physical verification. - Perform floorplanning, Clock Tree Synthesis (CTS), clock gating, and buffer/repeater insertion. - Optimize designs for Power, Performance, and Area (PPA). - Support scan stitching, logic equ

Easy Apply

Third Party, Contract

Depends on Experience

Physical Design Engineer

Palo Alto, California

•

28d ago

Position: Physical Design Engineer Location : Palo Alto, CA (Full Onsite) Rate : 90-100/hr Client : HCL/Tesla Job ID : 166019 Number of Positions : 5 JD for PD: Exposure to TSMC 2NP/3NP is mustPerform endtoend physical design flow:FloorplanningPower planning (PG grid, IR)Placement & optimizationCTS (Clock Tree Synthesis)RoutingPostroute optimizationAchieve timing closure across all modes and cornersResolve DRC, LVS, ERC and signoff violationsHandle lowpower design techniques:MultiVt, Multivolta

Easy Apply

Contract

Depends on Experience

Physical Design Engineer

Sunnyvale, California

•

8d ago

Job Details Physical Design Long Term Contract Sunnyvale, CA San Jose, CA and Austin, TX Experience Level - 10 + Years for all positions We are seeking a Physical Design contractor with strong synthesis and implementation expertise to support large, timing-critical designs at advanced technology nodes. Key Responsibilities: Perform synthesis using Cadence Genus for large, timing-challenged designs Drive PPA (power, performance, area) optimization through synthesis and early implementation stag

Easy Apply

Contract

Depends on Experience