rdc Jobs in new jersey

1 - 4 of 4 Jobs

Senior Reset and Boot ASIC EngineerJob Title - Senior Reset and Boot ASIC Engineer

NVIDIA CorporationCompany Name - NVIDIA Corporation

•

Remote or Santa Clara, California, USA

Full-time

NVIDIA is looking for a Senior Reset and Boot ASIC Engineer to join our System ASIC team! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to pursue, that o

Senior Member Engineering Staff-ASIC/FPGA DesignJob Title - Senior Member Engineering Staff-ASIC/FPGA Design

Harris CorporationCompany Name - Harris Corporation

•

Camden, New Jersey, USA

Full-time

L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers' mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do. L3Harris Technologie

Senior Electrical Engineer (FPGA Design)Job Title - Senior Electrical Engineer (FPGA Design)

Harris CorporationCompany Name - Harris Corporation

•

Camden, New Jersey, USA

Full-time

FPGA Design EngineerJob Title - FPGA Design Engineer

Innova Solutions, IncCompany Name - Innova Solutions, Inc

•

Camden, New Jersey, USA

Contract

A client of Innova Solutions is immediately hiring an FPGA Design Engineer. Position Type: Full time Contract, Temp to direct Duration: 06-12 Months Location: Camden, NJ As an FPGA Design Engineer, you will be: Derive FPGA design specifications from system requirements.Develop detailed FPGA architecture for implementation.Implement design in RTL (VHDL) and perform module level simulations.Perform Synthesis, Place and Route (PAR) and Static Timing Analysis (STA).Perform RTL quality using: Lint, R