Design Verification Engineer with UVM,OVM, SystemVerilog & PythonJob Title - Design Verification Engineer with UVM,OVM, SystemVerilog & Python
PDDN IncCompany Name - PDDN Inc
•Santa Clara, California, USA
Contract, Third Party
Santa Clara, California, USA
Contract, Third Party
Danbury, Connecticut, USA
Full-time
Alameda, California, USA
Contract
Plano, Texas, USA
Full-time
Sunnyvale, California, USA
Contract
Norwalk, Connecticut, USA
Full-time
Irvine, California, USA
Full-time
Roanoke, Virginia, USA
Full-time
Irvine, California, USA
Full-time
Annapolis Junction, Maryland, USA
Full-time
San Jose, California, USA
Contract
Linthicum Heights, Maryland, USA
Full-time
Saint Paul, Minnesota, USA
Full-time
Denver, Colorado, USA
Full-time
Sunnyvale, California, USA
Contract
San Antonio, Texas, USA
Full-time
Lake Buena Vista, Florida, USA
Contract
Buffalo Grove, Illinois, USA
Full-time
Warren, Michigan, USA
Full-time
Remote
Full-time