verilog jobs

Hardware (CPU, GPU, SoC, Digital Design, DV) Engineering Internship - Summer 2026

San Diego, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Interns Group, Interns Group > Interim Engineering Intern - HW General Summary: About Qualcomm Qualcomm relentlessly innovates transforming businesses, enriching lives and fortifying societies. Our solutions are pivotal in crafting a smarter, interconnected world. Building on our nearly 40-year history of era-defining technology breakthroughs, we deliver leading-edge AI, high performance, lower-power computing, and unrivaled connectivity. We're

Full-time

USD 15.30 per hour

Principal FPGA Electrical Engineer

Santa Clara, California

•

Today

Job Description Oracle's West Coast Hardware Development organization seeks to add a Principal FPGA Electrical Engineer to work with our FPGA, electrical, mechanical, SI and power teams in Santa Clara, California! Here is your opportunity work with ever changing latest unreleased technology from Intel, AMD, Nvidia and other compute, storage, and communications companies to design unparalleled servers for Oracle's Cloud deployments, database appliance, middleware, and AI solution offerings. Wo

Full-time

USD 97,500.00 - 199,500.00 per year

GPU Verification Engineer - Next Gen Shader Core

San Diego, California

•

Today

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the wo

Full-time

USD 121,940.00 per year

Principal Engineer, Analog IC Design

Irvine, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and be

Full-time

USD 167,500.00 - 247,860.00 per year

Embedded Hardware Engineer - Magnetic Bearing Controls (onsite)

Salem, Virginia

•

Today

Who we are Synchrony magnetic bearings are a powerful force in the world of rotating equipment! With excellent performance and stability under high-speed and high-temperature conditions, Synchrony magnetic bearings give high reliability, low maintenance, and low overall cost of ownership that conventional bearings simply can't match. Synchrony designs and manufactures highly reliable magnetic bearing and high-speed motors for a wide range of markets and applications. Johnson Controls acquired

Full-time

USD 86,000.00 - 115,000.00 per year

Senior ASIC Verification Engineer

Austin, Texas

•

Today

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify huma

Full-time

USD 136,000.00 per year

Design Verification Engineer

Remote or California

•

Today

Skills: Standard DV skills. Candidate must have experience with processor based C -tests. SV & UVM (TB and test development, debug) Functional & code coverage Formal Verification (connectivity checks) CDC verification Emulation/Post Silicon Platform Gate Level Simulation Understanding CPU based Flow (Specifically on ARM processor based) - interconnects, boot, caches, MMU, interrupts Processor based C test development and debug Protocol knowledge (AXI, APB, CHI, PCIe, HBM, DDR etc.) SoC Architec

Easy Apply

Contract, Third Party

Platform Emulation Engineer

Austin, Texas

•

Today

Full-time

USD 137,410.00 per year

Senior Staff Engineer, Analog IC Design

Irvine, California

•

Today

Full-time

USD 141,900.00 - 210,010.00 per year

Design Verification Engineer - Graphics Core/IP

Orlando, Florida

•

Today

Full-time

USD 121,940.00 per year

FPGA/Design Verification Engineer

Mountain View, California

•

Today

Job Title: FPGA/Design Verification Engineer Location: Mountain View, CA (Onsite) Duration: 12%2B Months Job Description : Strong understanding of FPGA design principles and architectures. Proficiency in System Verilog and UVM verification methodology. Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS). Knowledge of code coverage and functional coverage analysis. Excellent debugging and problem-solving skills. Strong communication and collaboration skills. Requi

Third Party

Senior FPGA Engineer

Santa Clara, California

•

Today

Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong SystemVerilog programming skillsHands-on experience with UVM (Universal Verification Methodology)Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS)Experience with code and functional coverage analysisProficient in debugging and problem-solvingScripting experience in Python or PerlKnowledge of Verilog and/or VH

Easy Apply

Full-time

Depends on Experience

Design verification

Remote

•

8d ago

Title: Design verification Duration: 6 month + contract Location: Remote is okay, preference is Boise, ID or Austin TX Visa: GC Mode of interview: Video Design verification candidates. UVM and system Verilog is a must. We already emphasized that we re looking for strong SoC DV candidates. System-level experience is highly preferred. Familiarity with PCIe, HBM, Ethernet, or D2D is a plus. Here s a general checklist for candidates please have them describe their experience in these areas as part

Easy Apply

Third Party, Contract

$50 - $80

FPGA Verification Engineer

Santa Clara, California

•

Today

FPGA Verification Engineer Santa Clara, CA- 5days onsite Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog Job Description: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team. In this role, you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability. You will work

Full-time, Contract, Third Party

Design Verification Lead

Sunnyvale, California

•

6d ago

Job Title: Design Verification Lead Location: Sunnyvale, CA or Mountain View, CA (on-site) Responsibilities: Develop comprehensive Core Verification Plans based on the unit s micro-architecture and design specification. Develop: Architect and implement reusable, robust verification environments using System Verilog/UVM. Test: Create and execute constrained-random and directed tests to achieve high functional and code coverage for the core unit. Debug: Analyze simulation results, debug complex fa

Easy Apply

Full-time

$140,000 - $150,000

FPGA Engineer

Hybrid in Champaign, Illinois

•

18d ago

Position OverviewWe are seeking an experienced FPGA Design Engineer to contribute to the development of cutting-edge audio/video systems. The role involves creating RTL for audio/video processing modules, network interfaces, packet handling, and CPU data transfers. You will collaborate closely with hardware and software teams to ensure seamless integration and system performance. Key Responsibilities Develop RTL designs for audio/video processing, networking, and data movement functions. Collabo

Easy Apply

Full-time

$80,000 - $120,000

ASIC Power engineer, or CAD Engineer/Physical Design engineer // Sunnyvale, CA

No location provided

•

6d ago

ASIC Power Engineer Sunnyvale, CA Duties: ASIC Power Engineer to perform power analysis and optimizations in ASIC for Meta's AR/VR products. Areas of interests includes Machine Learning. Primary languages are Python, TCL and System Verilog. Responsibilities Perform PPA optimization with Fusion compiler. Perform RTL and netlist level Power analysis Perform post-processing and scripting on report log files for format conversion, data analysis and information extraction Setup, run, debug and analy

Easy Apply

Contract, Third Party

Principal RTL/Security Architect (ARMv8-A)

Hybrid in Austin, Texas

•

Today

Role: Principal RTL/Security Architect (ARMv8-A) Duration: 12+ Months Location: Austin, TX / Bay Area, CA (Hybrid role) Job Description-: We are seeking a Principal RTL Architect with 15+ years of experience in system architecture and micro-architecture definition, specifically for high-performance ARM SoCs. This role requires expertise across core integration, cache coherency, and the hardware-software interface for security.Essential Qualifications:Experience: 15+ years of technical leadershi

Easy Apply

Contract

Depends on Experience

FPGA Verification Engineer

Hybrid in Mountain View, California

•

21d ago

Position Title: FPGA Verification Engineer Location: Mountain View, CA Duration: 6+ Months Job Description: We are seeking a highly skilled FPGA Verification Engineer to join our engineering team. The ideal candidate will have hands-on experience in FPGA design verification, strong knowledge of SystemVerilog, and expertise in UVM methodologies. This role involves working closely with design and development teams to ensure the functionality, performance, and reliability of FPGA-based systems. Key

Easy Apply

Contract

$1 - $1

Emulation Engineer at San Jose CA

San Jose, California

•

Today

Develop state-of-the-art emulation environments that will be used to evaluate the performance and functionality of multi-terabit systems.Developing emulation infrastructure using C/C++ and TCLAs a team member, work closely with the design, DV, power, and post-silicon diagnostic teams.Assist with test plan design, test implementation, and debugging during the pre-silicon emulation process.Develop tests to generate complex traffic, and performance scenarios to catch potential post-Silicon issues d

Easy Apply

Full-time

Depends on Experience

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization