Lead post-silicon debug across functional and stress test modes to root-cause silicon failures Perform shmoo analysis, voltage/frequency margining, and parametric sweeps to identify failure boundaries Debug complex issues involving CDC paths, clocking behavior, resets, and signal integrity Collect, organize, and correlate large silicon datasets to identify systematic failure trends Partner with design, validation, and test teams to drive silicon fixes and workarounds