San Jose, California
•
Today
Position:Physical Design Engineer II (eInfochips Inc) Job Description:WhatYou\'llBeDoing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across your blocks.Help close EM/IR, drive LEC and physical verification signoff for your partitions in coordination with methodology owners.Partner with the design team to proactively id
Full-time
