Graphics FE Implementation Engineer

Austin, TX, US • Posted 2 hours ago • Updated 2 hours ago
Full Time
On-site
Fitment

Dice Job Match Score™

📋 Comparing job requirements...

Job Details

Skills

  • Computer Hardware
  • Innovation
  • Collaboration
  • GPU
  • Consumer Goods
  • Optimization
  • Verilog
  • SystemVerilog
  • Scripting
  • Physical Data Model
  • Pure Data
  • Static Timing Analysis
  • IP
  • Intellectual Property
  • DFT
  • RTL

Summary

Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish! Dynamic, resourceful people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. \\n\\nJoin the team that optimizes and delivers world-class GPUs into Apple Silicon. As part of the GPU FE Implementation team, you'll be responsible for crafting and building a GPU that enriches the lives of millions of people every day.

Candidates will be responsible for PPA optimization of the netlist, working collaboratively with the RTL and Physical design teams. You will also deliver key netlist quality milestones for your partition and be involved in understanding and improving our current methodologies. Through this collaboration, you will deliver the best-in-class GPU's for the best consumer products. If you're ready to help chart the future of Apple Silicon, we'd love to talk to you.

Experience with physical synthesis, including logic and PPA optimization techniques\nExperience with Verilog, System Verilog or other scripting languages\nExperience using logic equivalence tools for RTL and Gate-level designs\nBS + 3 years of relevant experience

Understanding and application of physical design (PD) and static timing analysis (STA) principles\nAbility to analyze critical paths and guide RTL designs to optimal solutions\nCollaborate effectively with IP teams spanning multiple sites\nFamiliarity with DFT insertion\nFamiliarity with reset domain, multi-clock domain, multi-power domain (UPF), linting tools and concepts across RTL and Gate-Level\nExperience implementing ECOs for functionality and timing
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 90733111
  • Position Id: bf36ee9152efe87f53012d8344ae7324
  • Posted 2 hours ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Austin, Texas

Today

Full-time

Austin, Texas

Today

Full-time

Austin, Texas

Today

Full-time

Austin, Texas

Today

Full-time

Search all similar jobs