Digital Physical Implementation Sr Principal Application Engineer

San Jose, CA, US • Posted 30+ days ago • Updated 2 hours ago

Full Time

On-site

USD $143,500.00 - 266,500.00 per year

Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Job Details

Skills

Internal Communications
IC
Integrated Circuit
IT Strategy
Cadence
Timing Closure
Optimization
Tcl
Perl
Python
Mentorship
Knowledge Sharing
Electrical Engineering
Computer Engineering
Place And Route
Static Timing Analysis
Artificial Intelligence
Data Analysis
EDA
Debugging
Scripting
Customization
Communication
Leadership
Sales

Summary

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description Summary

The Senior Principal Application Engineer will be a trusted technical leader, driving complex pre-sales and post-sales engagements for Cadence Digital IC products at advanced nodes. This role demands a proven ability to solve the toughest design challenges and deliver innovative solutions that ensure customer success.

Key Responsibilities

Lead technical strategy and execution for critical customer design projects, influencing design methodologies and implementation flows at advanced nodes (3nm and below)
Partner with sales teams to grow Cadence business by showcasing Cadence's leadership in digital implementation.
Serve as a primary consultant for advanced-node design synthesis & implementation, Agentic-AI and signoff, leveraging deep expertise in synthesis, place & route, CTS, floor planning, timing signoff, design convergence with timing closure, and power optimization as key aspects.
Develop and deploy custom solutions using scripting languages (TCL, PERL, Python) to address unique customer requirements.
Mentor and guide junior engineers, fostering technical excellence and knowledge sharing across teams.
Qualifications
Bachelor's or Master's in Electrical/Computer Engineering.
12+ years of hands-on experience in physical implementation and signoff at 7nm and below, with multiple successful tapeouts.
Demonstrated expertise in digital synthesis, place-and-route, static timing analysis, AI in EDA, and achieving timing and power goals for advanced node designs.
Strong debugging skills with the ability to isolate and resolve critical design issues efficiently.
Proficiency in scripting for automation and flow customization.

Exceptional communication and leadership skills, with a track record of building

The annual salary range for California is $143,500 to $266,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We're doing work that matters. Help us solve what others can't.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: CADENCE
Position Id: 445ec0a525d51072d87d53e02c865574
Posted 30+ days ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Sr Application Engineer

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Key Responsibilities Lead technical strategy and execution for critical customer design projects, influencing design methodologies and implementation flows at advanced nodes (3nm and below)Partner with sales teams to grow Cadence business by showcasing Cadence's leadership in digital implementation.Serve as a primary consultant for advanced-node design synthesis & implementation, Agenti

Full-time

USD 84,000.00 - 156,000.00 per year

Staff Full-Chip Timing Engineer

San Jose, California

•

Today

Looking for an Innovative Staff Full-Chip Timing (STA) Engineer - On Site This Jobot Job is hosted by: Lindsey Cusic Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. Salary: $175,000 - $235,000 per year A bit about us: We are a growing semiconductor design organization focused on advanced ASIC and SoC development. Our team is built around deep technical expertise, fast execution, and a strong ownership mindset. We work on complex, high-performance

Full-time

USD 175,000.00 - 235,000.00 per year

Lead STA & Implementation Engineer

Santa Clara, California

•

Today

Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm-Atheros, a.k.a. QCA is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast-paced Integrated Wireless Technology team. The role involves ownership and leading Static timing closure and synthesis for complex low-power WiFi SoCs and sub-syste

Full-time

USD 176,300.00 - 264,500.00 per year

Solutions Engineer - AE

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Duties: Research, design, develop, and test electronic components and systems for Electronic Design Automation (EDA) and semiconductor intellectual property (IP) employing knowledge of electronic theory and materials properties.Utilize graduate-level research and analysis skills to perform Static Timing Analysis (STA), glitch, and noise analysis using Tempus Signoff tool.Work on SDC

Full-time

USD 186,472.00 - 211,100.00 per year

Search all similar jobs