Apply Now

Senior RTL / STA Engineer

San Jose, CA, US • Posted 5 hours ago • Updated 2 hours ago

Contract W2

On-site

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

🔢 Crunching numbers...

Job Details

Skills

Summary

Job Title: Senior RTL / STA Engineer
Location: San Jose, CA

Role Overview:

Cisco's ASIC Engineering group is seeking a senior RTL / Static Timing Analysis (STA) contractor to support timing constraint development and verification, RTL design, and timing closure across ASIC design flows. The preferred work location is Cisco's San Jose campus. Candidates with at least 8 years of relevant experience are preferred; candidates with somewhat less experience may be considered when they bring exceptional, directly relevant experience.

Key Responsibilities:

Develop, review, debug, and verify timing constraints for ASIC designs.
Contribute to RTL design and collaborate with design, verification, synthesis, and DFT teams to resolve timing and implementation issues.
Analyze timing behavior and support timing closure across functional and test operating modes, including DFT modes where applicable.
Debug timing constraints and reports using industry-standard STA and synthesis tools.
Use scripting and automation to improve constraint checks, analysis, and engineering workflows.

Minimum Qualifications:

Bachelor's degree and 8 years of related experience, or Master's degree and 6 years of related experience, or PhD and 3 years of related experience.
Prior hands-on experience developing and verifying timing constraints.
Prior hands-on experience with RTL design.
Programming experience with at least two of the following: Perl, Tcl, Python, or Makefile.

Preferred Qualifications:

Master's degree with 15+ years of experience.
Experience debugging and analyzing PCIe timing constraints and TSMC memory timing constraints.
Experience with RTL design, CDC/RDC, and Conformal verification.
Experience debugging and analyzing timing constraints and closing timing for DFT modes, including scan shift/capture and BIST.
Experience debugging SDC and using Synopsys TCM and PrimeTime STA tools.
Experience with Synopsys Fusion Compiler and Design Compiler synthesis tools.
Experience with Tessent, including DFT insertion in RTL.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10106248
Position Id: 2026-4599
Posted 5 hours ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Senior RTL / STA Engineer

San Jose, California

•

4d ago

Position: Senior RTL / STA Engineer Location: San Jose, California (on-site preferred) Duration:12+ months No.of Positions: 1 Role Overview Ciscos ASIC Engineering group is seeking a senior RTL / Static Timing Analysis (STA) contractor to support timing constraint development and verification, RTL design, and timing closure across ASIC design flows. Key Responsibilities Develop, review, debug, and verify timing constraints for ASIC designs. Contribute to RTL design and collaborate with design,

Easy Apply

Contract

Depends on Experience

Senior RTL / Static Timing Analysis (STA) Engineer

San Jose, California

•

Today

Senior RTL / Static Timing Analysis (STA) EngineerLocation: San Jose, CA (On-site Preferred) Job Type: Contract Duration: 12 Months Experience: 8+ Years Preferred Pay Rate: $70 per hour Job DescriptionWe are seeking an experienced Senior RTL / Static Timing Analysis (STA) Engineer with strong hands-on expertise in ASIC RTL design, timing constraint development, Static Timing Analysis, and timing closure. The ideal candidate will have extensive experience debugging SDC constraints, analyzing timi

Easy Apply

Contract

Senior RTL / STA Engineer

San Jose, California

•

Today

Hi Greetings from Envision, I Hope you are doing Well. Position: Senior RTL / STA Engineer Location: San Jose, California (on-site preferred), USA Duration: Contract of 1year Visa: Any Visa with valid Employment Authorization. No.of Positions: 1 Role Overview ASIC Engineering group is seeking a senior RTL / Static Timing Analysis (STA) contractor to support timing constraint development and verification, RTL design, and timing closure across ASIC design flows.. Candidates with at least 8 years

Easy Apply

Contract

Depends on Experience

RTL/STA Engineer

San Jose, California

•

7d ago

Position: Senior RTL / STA Engineer Location: San Jose, California (on-site preferred), USA Role Overview Ciscos ASIC Engineering group is seeking a senior RTL / Static Timing Analysis (STA) contractor to support timing constraint development and verification, RTL design, and timing closure across ASIC design flows. The preferred work location is Ciscos San Jose campus. Candidates with at least 8 years of relevant experience are preferred; candidates with somewhat less experience may be consider

Easy Apply

Full-time, Third Party

0 - 0

Search all similar jobs

More jobs at AIT Global, Inc. in San Jose, CA