Lead Solutions Engineer - Runset Enablement (Physical Verification)

Austin, TX, US • Posted 30+ days ago • Updated 2 hours ago

Full Time

On-site

Fitment

Dice Job Match Score™

📋 Comparing job requirements...

Job Details

Skills

Reporting
Research and Development
Roadmaps
Quality Assurance
Electrical Engineering
Computer Science
Semiconductors
LVS
calibre
ESD
Scripting
Tcl
Python
Perl
Linux
Unix
Integrated Circuit
Regression Analysis
Leadership
Mentorship
Presentations
Workflow
Collaboration
Cadence

Summary

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are seeking a Lead Solutions Engineer specializing in runset enablement to support advanced semiconductor technologies. This role is critical for timely delivery of physical verification solutions by providing full-time coverage in the U.S. time zone. You will lead development and validation of Pegasus DRC and LVS runsets, collaborate with R&D on CCRs, and enable customer adoption through robust automation and best practices.

Key Responsibilities

Lead development and validation of Pegasus DRC and LVS runsets for advanced nodes.
Architect automation frameworks for regression execution, issue detection, and validation reporting.
Collaborate with R&D to resolve CCRs, influence product roadmap, and implement performance improvements.
Provide technical enablement and support for customers on tool usage and advanced methodologies.
Mentor junior engineers and establish best practices for runset development and QA.
Work closely with internal teams to ensure timely delivery of verification solutions.

Qualifications

MS degree with 5+ years of experience or PhD with 3+ years in Electrical Engineering, Computer Science, or related field.
Strong understanding of semiconductor design and physical verification flows.

Experience and Technical Skills

Proven expertise in developing and validating DRC and LVS runsets for Pegasus or similar tools (Calibre, ICV, Assura).
Good-to-have: Experience with PERC and Fill runsets.
Deep knowledge of advanced process technologies and methodologies (Ground Rules, SmartFill, ESD).
Proficiency in scripting languages (TCL, Python, Perl) and Linux/Unix environments.
Familiarity with chip fabrication processes and multi-die integration challenges.
Experience in automation frameworks for regression and validation.

Behavioral Skills

Strong leadership and mentoring capabilities.
Excellent written, verbal, and presentation skills.
Ability to influence cross-functional teams and drive strategic initiatives.
Innovative mindset to explore unconventional solutions and optimize workflows.
Operate with integrity and foster collaboration across global teams.

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

We're doing work that matters. Help us solve what others can't.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: CADENCE
Position Id: 94cc5f6ff33ca4bae2e08b47a72dad63
Posted 30+ days ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Analog Layout Engineer

Austin, Texas

•

Today

10+ years of experience in High-Speed Analog Mixed-Signal layouts Full-custom layout, verification & RC extraction experience. Top-level floorplan, powerplan & integration experience is a must Work on layouts of blocks/module by taking care of all design constraints of matching, reduce parasitic effects, shielding etc. Proficient in physical verification flow & debug, like DRC, LVS, ERC etc. Hands-on expertise with industry standard EDA tools - Cadence Virtuoso L/XL/GXL, Cadence PVS, Me

Full-time

Principal Verification Lead Engineer

Austin, Texas

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Principal Verification Lead Engineer Role Overview: The Lead DV Engineer focuses on the execution and technical management of verification projects. You will lead a focused team to ensure comprehensive test coverage and closure for specific CPU cores or processor blocks. Key Responsibilities: Technical Execution: Developing and executing detailed verification plans (vPlans) using Caden

Full-time

Solutions Engineer - AE

Austin, Texas

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Duties: Research, design, develop, and test electronic components and systems for Electronic Design Automation (EDA) and semiconductor intellectual property (IP) employing knowledge of electronic theory and materials properties. Responsible for central processing unit intellectual property (CPU IP) selection, configuration, integration for Advanced RISC Machine (ARM) and/or reduced

Full-time

Application Engineer, Customer Engagement

Austin, Texas

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Duties: Utilizing engineering background, provide pre-sales and/or post-sales technical customer support including implementation, training, and maintenance support for Electronic Design Automation (EDA) and semiconductor intellectual property (IP).Utilize graduate-level research and analysis skills to provide support to key customers in understanding their challenges and determinin

Full-time

Search all similar jobs