Hiring: DFT Lead | 7nm & Below | Saratoga, CA | Full-Time

Saratoga, CA, US • Posted 60+ days ago • Updated 6 days ago
Full Time
On-site
Depends on Experience
Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Job Details

Skills

  • DFT

Summary

We re looking for a seasoned DFT Leader to architect and drive test strategy for complex multi-chip SoCs at advanced nodes (7nm and below).

Own DFT architecture (Scan, LBIST, MBIST, Memory Repair, OCC, ACJTAG/DCJTAG)
Lead ATPG & achieve high @speed scan coverage
Hands-on with Synopsys or Mentor test tools
Multiple deep submicron tape-outs required
SerDes + EMIB exposure is a plus
15+ years semiconductor experience

This is a high-impact leadership role shaping next-gen high-performance silicon.

Interested? Please send me your rsume.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 91010748
  • Position Id: 8901217
  • Posted 30+ days ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

San Jose, California

•

Today

Full-time

USD 143,800.00 - 230,000.00 per year

Santa Clara, California

•

Today

Easy Apply

Contract, Third Party

Depends on Experience

Santa Clara, California

•

Today

Easy Apply

Full-time

80

Santa Clara, California

•

8d ago

Easy Apply

Contract

Depends on Experience

Search all similar jobs