Apply Now

Layout - TSMC 3n

Mountain View, CA, US • Posted 5 days ago • Updated 5 days ago

Contract W2

Contract Independent

6 Months

No Travel Required

On-site

Depends on Experience

Technical Link

Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Job Details

Skills

Cadence Virtuoso
Layout
LVS
TSMC

Summary

Description:
Seeking an experienced Analog Layout Engineer with TSMC N3 experience. You’ll create high-quality, manufacturable analog layouts, collaborate with design engineers, and ensure designs meet electrical and DRC/LVS requirements.

Requirements:
Proven analog IC layout experience (TSMC N3 or similar)
Proficiency with layout tools (Cadence Virtuoso, Synopsys, or equivalent)
Strong understanding of analog performance, matching, and parasitics

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10308440
Position Id: 9059162
Posted 5 days ago

Company Info

About Technical Link

Technical-Link North America is dedicated to excellence in engineering staffing, connecting top talent with leading companies. Whether you're an employer seeking skilled engineers or an engineer looking for your next contract opportunity, we have the expertise and resources to meet your needs.

Go to company profile

Contact the job poster

Jeff Anderson

Recruiter @ Technical Link

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Richardson, Texas

•

5d ago

Position Summary We are seeking a highly technical, execution-focused Hardware & Software Engineering Applications System Administrator to support a core engineering applications environment. The System Administrator is responsible for the direct operational and technical execution of daily installation, packaging, configuration, administration, and troubleshooting activities for specialized research and development application toolchains. The successful candidate will provide disciplined opera

Easy Apply

Contract

Depends on Experience

Senior ATE Test Engineer

Boston, Massachusetts

•

11d ago

We are seeking three experienced Senior ATE Test Engineers for a 12-month engagement in the Boston area. This is a hybrid position requiring 3 days per week onsite. The ideal candidate will have 15+ years of semiconductor test engineering experience, with strong hands-on experience developing production test solutions using the Teradyne J750 platform. Key ResponsibilitiesDevelop ATE test packages for wafer probe, final production test, and product characterization of mixed-signal and power manag