Lead ASIC DFT Engineer

San Jose, CA, US β€’ Posted 1 day ago β€’ Updated 1 day ago
Full Time
On-site
Depends on Experience
Fitment

Dice Job Match Scoreβ„’

πŸ”— Matching skills to job...

Job Details

Skills

Summary

Role: Lead ASIC DFT Engineer
Location:
San Jose, CA (Remote, PST time zone preferred)
Work Setup:
Remote, PST time zone preferred

Experience Required:
  • 10+ years of hands-on experience in ASIC Design-for-Test (DFT)
  • DFT Architecture definition. – Must
  • Full chip / Sub system level DFT activities – Must
  • Scan & compression (EDT) implementation – Must
  • LBIST implementation and verification – any BIST exp is Must
  • Coverage improvements (Spyglass work) – Must
  • ATPG – Good to Have

Role Summary:
We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.
Key Skills Required:
  • Strong hands-on ASIC DFT experience with end-to-end ownership
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug
  • Experience with Synopsys, Cadence, and Siemens/Mentor EDA tools
  • Strong background in scan insertion, scan chain stitching, ATPG setup, simulation, debug, and DRC analysis
  • MBIST implementation and verification; SMS experience preferred
  • Tessent/SSN experience preferred
  • Strong understanding of PLLs, RTL design, synthesis, LEC, and physical design flows
  • Post-silicon debug and silicon bring-up experience
  • TCL, PERL, or Python scripting experience is highly preferred
Client need skill metrics on:
  1. DFT Architecture definition.
  2. Scan & compression(EDT) implementation
  3. LBIST implementation and verification
  4. Coverage improvements (Spyglass work)
  5. ATPG sims - timing & no timing.
  6. Full chip / Sub system level DFT activities.




Regards
Nirdosh Singh
Sr. Account Manager | Tanisha Systems Inc.

Phone: 732-377-3299 x 599
Email: nirdosh@tanishasystems.com
Web: www.tanishasystems.com

99 Wood Ave South, Suite # 308, Iselin, NJ 08830

LinkedIn :- https://www.linkedin.com/in/nirdosh-soami-rajput/


About Tanisha Systems, Inc.

Tanisha Systems, founded in 2002 in Massachusetts-*, is a leading provider of Custom Application Development and end-to-end IT Services to clients globally. We use a client-centric engagement model that combines local on-site and off-site resources with the cost, global expertise and quality advantages of off-shore operations. We deliver Custom Application Development, Application Modernization, Business Process Outsourcing and Professional IT Services from office locations in * and *.
Tanisha Systems services clients in Government, Banking & Financial Markets, Insurance, Healthcare, Retail & Consumer Goods, Energy & Utilities, Life Sciences, Telecom, Manufacturing and Transportation Industries around the globe. Our engagement model provides a flexible operational environment that empowers our clients with the right levels of control.

Want to read more about Tanisha Systems? Visit us at www.tanishasystems.com

Website Open Jobs

Employers have access to artificial intelligence language tools (β€œAI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 10117909
  • Position Id: 26-08225
  • Posted 1 day ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

San Jose, California

β€’

Today

Full-time

San Jose, California

β€’

Today

Full-time

San Jose, California

β€’

4d ago

Full-time

Saratoga, California

β€’

23d ago

Easy Apply

Full-time

Depends on Experience

Search all similar jobs