CPU CDC/RDC/STA Engineer

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want to join us in these pursuits? Join us to help deliver the next groundbreaking Apple product!\\n\\nAs a CPU CDC/RDC/STA Engineer, you will play a major role analyzing the design and driving fixes as well as developing, maintaining and improving our Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC) and Static Timing Analysis (STA) constraints and methodology for our CPUs across multiple design sites.

In this role, you will be: \n Responsible for developing, improving, and maintaining the CDC and RDC sign-offs for CPU designs\n Working with RTL and DV teams to recommend System Verilog assertions needed to support CDC/RDC/STA constraints and assumptions\n Highlighting to the RTL team any CDC/RDC issues and recommending solutions to them and educating them on CDC/RDC issues and the importance of structurally safe solutions to each issue\n Responsible for developing, enhancing, and maintaining key STA checks and associated sign-offs for our CPUs including things needed to complement CDC/RDC\n Responsible for debugging vendor tool problems and collaborate with designers to help solve their problems\n Working closely with EDA vendor representatives to drive improvements and new methodologies\n Working closely with RTL, Verification, CAD, and Physical Design teams

Minimum BS and 10+ years of relevant industry experience\nExperience with Clock-Domain Crossing (CDC) and Reset Domain Crossing (RDC)\nExperience with at least one of the following: Synopsys or Real Intent tool\nScripting experience in TCL or Perl\nExperience in Verilog

Experience in SystemVerilog Assertions (SVA) and Design Verification (DV) Simulations\nExperience in multi-clock-domain RTL design\nKnowledge in Spyglass, VC-Static, PrimeTime, or Meridian is a plus