DFT Engineer ONSITE

• Posted 25 days ago • Updated 5 days ago
Full Time
Fitment

Dice Job Match Score™

👤 Reviewing your profile...

Job Details

Skills

  • Test Strategy
  • PASS
  • Optimization
  • Collaboration
  • DV
  • Pure Data
  • Regulatory Compliance
  • Electrical Engineering
  • ATPG
  • Data Compression
  • Bridging
  • Test Methods
  • Debugging
  • RTL
  • MBIST
  • Repair
  • JTAG
  • Physical Data Model
  • DFT
  • Scripting
  • Interfaces
  • SERDES
  • RF
  • Mixed-signal Integrated Circuit

Summary

Job Description

The Role

We are seeking a highly experienced Senior Design-for-Test (DFT) Engineer to lead and drive DFT architecture and implementation for complex mixed-signal SOCs. This role requires deep expertise in memory BIST and TAP controller insertion at RTL, scan insertion and ATPG, and test strategy development across digital and mixed-signal domains. You will play a critical role in ensuring high test coverage, manufacturability, and first-pass silicon success while collaborating closely with design, verification, and physical design teams.

Responsibilities
  • Define and implement DFT architecture for mixed-signal SoCs, including scan, MBIST, LBIST, and boundary scan.
  • Lead RTL-level DFT insertion, scan chain insertion and optimization, test point insertion, and low-power DFT methodologies.
  • Own ATPG flow development and execution by generating high-quality stuck-at, transition, and path delay test patterns. Drive coverage closure and pattern optimization and debug pattern failure and silicon correlation.
  • Develop and integrate DFT strategies for mixed-signal blocks, including wrapper-based approaches, and analog test interfaces and BIST solutions.
  • Collaborate with RTL, DV, and PD teams to ensure clean DFT integration at RTL and gate-level, and timing and physical constraints alignment (scan reordering, compression, etc.).
  • Drive DFT verification and signoff, including Scan/ATPG coverage metrics, DRC/Lint checks (DFT rule compliance), gate-level simulation and pattern validation.
  • Support bring-up and silicon debug activities by analyzing tester failures, yield issues, and ATPG pattern correlation with silicon behavior.
  • Contribute to methodology development, automation, and flow improvements.

Qualifications
  • B.S. or M.S. in Electrical Engineering or related field.
  • 7+ years of experience in DFT for complex SoCs.
  • Strong hands-on experience with RTL DFT insertion (scan, compression, test points), and ATPG tools and flows.
  • Deep understanding of scan architectures, compression techniques, fault models (stuck-at, transition, bridging, path delay), coverage analysis and closure strategies.
  • Experience with low-power DFT techniques.
  • Familiarity with mixed-signal integration challenges and test methodologies.
  • Strong debugging skills across RTL, gate-level, and silicon.

Nice to Have
  • Experience with MBIST/LBIST implementation and memory repair flows.
  • Knowledge of IEEE 1149.x (JTAG/boundary scan) standards.
  • Experience with multi-voltage domain and power-aware DFT.
  • Exposure to physical design impacts on DFT (scan chain reordering, congestion, timing).
  • Scripting experience for automation.
  • Experience in high-speed interfaces (SerDes) or RF/mixed-signal SoCs.
  • Prior involvement in A0 silicon bring-up and yield ramp.
  • Experience working in cross-functional, geographically distributed teams.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: RTL138381
  • Position Id: 76019498b8c58616a0f26720239ee855
  • Posted 25 days ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Remote

5d ago

Full-time

USD 170,000.00 - 250,000.00 per year

San Jose, California

6d ago

Easy Apply

Full-time

Depends on Experience

Remote

11d ago

Easy Apply

Full-time

70 - 75

Saratoga, California

5d ago

Full-time

USD 120,000.00 - 220,000.00 per year

Search all similar jobs