Principal Design Verification Engineer | Full-Time/Permanent Role

Santa Clara, CA, US • Posted 3 days ago • Updated 2 days ago
Full Time
On-site
Depends on Experience
Fitment

Dice Job Match Score™

🧠 Analyzing your skills...

Job Details

Skills

  • SystemVerilog and UVM
  • SoC/ASIC
  • Python or Perl
  • Linux
  • C++

Summary

Role: Principal Design Verification Engineer
Location:
Santa Clara, CA (Onsite)
Job Type: Full-Time / Permanent

Job Summary

We are seeking an experienced Principal Design Verification Engineer to lead verification efforts for complex, high-performance SoC and networking ASIC designs. This is a hands-on technical leadership role responsible for architecting advanced verification environments, developing comprehensive verification strategies, and driving successful silicon tape-outs for next-generation semiconductor products.

Key Responsibilities

  • Lead functional verification of complex SoC/ASIC designs using SystemVerilog and UVM.
  • Develop verification architecture, test plans, reference models, BFMs, monitors, scoreboards, and reusable verification components.
  • Create constrained-random and directed test environments to achieve functional and code coverage goals.
  • Debug simulation failures and collaborate closely with design engineers to resolve RTL issues.
  • Verify firmware, boot code, and multi-core SoC functionality.
  • Develop automation tools and scripts using Python or Perl to improve verification efficiency.
  • Execute regression testing, coverage analysis, and verification closure.
  • Mentor verification engineers and provide technical leadership throughout the project lifecycle.

Required Skills & Experience

  • BS in Electrical Engineering, Computer Engineering, Computer Science, or related field with 10+ years of Design Verification experience (MS/PhD with 5+ years also considered).
  • Proven experience leading verification for complex SoC/ASIC tape-outs.
  • Strong expertise in SystemVerilog and UVM.
  • Experience developing detailed verification plans and advanced constrained-random verification environments.
  • Hands-on experience with EDA verification tools.
  • Proficiency in Python or Perl scripting.
  • Strong Object-Oriented Programming skills.
  • Good understanding of Linux.
  • Programming experience in C++; ARM assembly knowledge is a plus.
  • Knowledge of networking protocols is preferred.

Preferred Qualities

  • Strong debugging and analytical skills.
  • Self-driven with the ability to work independently.
  • Comfortable in a fast-paced, collaborative engineering environment.
  • Open to feedback and able to work effectively with cross-functional teams.
  • Detail-oriented with excellent problem-solving abilities.

--
Asher Williams
Desk: 2o1.497.1o1o X:1o5 | Direct: 551.272.o129
asher (at) pullskill dot com

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 90922281
  • Position Id: 9019078
  • Posted 3 days ago
Contact the job poster
Fredric Miller

Fredric Miller

Recruiter @ Pull Skill Technologies
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

San Jose, California

17d ago

Easy Apply

Full-time

$150,000 - $160,000

Sunnyvale, California

28d ago

Easy Apply

Contract, Third Party

$70 - $80

San Jose, California

Today

Full-time

USD 145,000.00 - 286,000.00 per year

San Jose, California

Today

Full-time

USD 149,100.00 - 215,000.00 per year

Search all similar jobs