ASIC Jobs in California

1 - 20 of 2,771 Jobs

Sr Director, ASIC EngineeringJob Title - Sr Director, ASIC Engineering

PaloAlto NetworksCompany Name - PaloAlto Networks

•

Santa Clara, California, USA

Full-time

Company Description Our Mission At Palo Alto Networks everything starts and ends with our mission: Being the cybersecurity partner of choice, protecting our digital way of life. Our vision is a world where each day is safer and more secure than the one before. We are a company built on the foundation of challenging and disrupting the way things are done, and we're looking for innovators who are as committed to shaping the future of cybersecurity as we are. Who We Are We take our mission of

Senior Front-End ASIC EngineerJob Title - Senior Front-End ASIC Engineer

DivTek Global Solutions Inc.Company Name - DivTek Global Solutions Inc.

•

San Jose, California, USA

Full-time

Job Title: Senior Front-End ASIC Engineer Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: This is a full-time role, directly employed position through the client. Work Schedule Type: This is a hybrid position Relocation: Relocation assistance available Job Description Our client is seeking a Senior Front-End ASIC Engineer to join their elite engineering team. This is a unique op

Physical Design Engineer Custom ASIC / SoCJob Title - Physical Design Engineer Custom ASIC / SoC

DivTek Global Solutions Inc.Company Name - DivTek Global Solutions Inc.

•

San Jose, California, USA

Full-time

Job Title: Physical Design Engineer Custom ASIC / SoC Hybrid San Jose, CA Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: This is a full-time role, directly employed position through the client. Work Schedule Type: This is a hybrid position Relocation: Relocation assistance available Position Overview Physical Design Engineer: We are seeking a hands-on Physical Design Engineer w

Senior ASIC Engineer, Static Timing AnalysisJob Title - Senior ASIC Engineer, Static Timing Analysis

Infoyogi LLCCompany Name - Infoyogi LLC

•

San Jose, California, USA

Contract

Senior ASIC Engineer, Static Timing Analysis -AMDJP00004058 Location: San Jose, CA- Onsite. Alternate location: Colorado office - 3100 Logic Dr, Longmont Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff & the expertise we need with these tools (DC/PT). Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks Requires a mix of SDC knowledge, EDA tool compe

FPGA/ASIC Verification Engineer (Silicon Engineering)Job Title - FPGA/ASIC Verification Engineer (Silicon Engineering)

SpaceXCompany Name - SpaceX

•

Sunnyvale, California, USA

Full-time

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. FPGA/ASIC VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is th

Lead ASIC & FPGA Design Engineer - Vitis HLS (HYBRID TELEWORK)Job Title - Lead ASIC & FPGA Design Engineer - Vitis HLS (HYBRID TELEWORK)

Lockheed Martin CorporationCompany Name - Lockheed Martin Corporation

•

Remote or King of Prussia, Pennsylvania, USA

Full-time

Job Description We are committed to work-life balance by promoting this hybrid telework opportunity. These job requirements allow the employee to work at a Lockheed Martin-designated office or job site for part of their schedule and has a predefined regular, recurring telework schedule for the remaining part of their work schedule. Who We Are Lockheed Martin is dedicated to shaping, developing, & advancing technologies & capabilities with a focus on our customers' needs as part of our 21st Ce

FPGA/ASIC Design Engineer (Silicon Engineering)Job Title - FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceXCompany Name - SpaceX

•

Irvine, California, USA

Full-time

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. FPGA/ASIC DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the worl

Senior ASIC Synthesis EngineerJob Title - Senior ASIC Synthesis Engineer

NVIDIACompany Name - NVIDIA

•

Santa Clara, California, USA

Full-time

Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Synthesis Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual searching for a collaborative and exciting role, join us today. We encourage applicants with a history of proven success working

Sr. ASIC Design Verification Engineer, Project KuiperJob Title - Sr. ASIC Design Verification Engineer, Project Kuiper

Amazon Kuiper Manufacturing Enterprises LLCCompany Name - Amazon Kuiper Manufacturing Enterprises LLC

•

San Diego, California, USA

Full-time

Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world.The Role:Be part of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. This is a unique opportunity to define a groundbreaking wireless solution with few legacy constraints. The te

Sr. ASIC Design Verification Engineer, Project KuiperJob Title - Sr. ASIC Design Verification Engineer, Project Kuiper

Amazon Kuiper Manufacturing Enterprises LLCCompany Name - Amazon Kuiper Manufacturing Enterprises LLC

•

San Diego, California, USA

Full-time

Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. The Role: Be part of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. This is a unique opportunity to define a groundbreaking wireless solution with few legacy constraints. The

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal)Job Title - ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal)

Boeing CompanyCompany Name - Boeing Company

•

Huntington Beach, California, USA

Full-time

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers (Lead, Senior or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Huntington Beach or El Segundo, CA. From complex digitally beamformed phased arrays for constellation satellite prog

ASIC CAD/EDA Flow/Methodology DeveloperJob Title - ASIC CAD/EDA Flow/Methodology Developer

Datum Software, Inc.Company Name - Datum Software, Inc.

•

San Jose, California, USA

Contract, Third Party

Currently, we have an opening for ASIC CAD/EDA Flow/Methodology Developer with our Client in Santa Clara, CA. I appreciate your time and look forward to hearing from you. Role: ASIC CAD/EDA Flow/Methodology Developer Location: Irvine or San Jose, CA & Minneapolis, MN Job Summary: We are seeking a highly skilled ASIC CAD/EDA Flow/Methodology Developer with a strong background in analog/mixed-signal layout and advanced nodes (including FinFET technologies). The ideal candidate is experienced in

ASIC/FPGA Lead Verification Engineer IIIJob Title - ASIC/FPGA Lead Verification Engineer III

Lockheed Martin CorporationCompany Name - Lockheed Martin Corporation

•

California, USA

Full-time

Job Description Join Our Team as an ASIC & FPGA Lead Verification Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions. Location: Although this position does support some teleworking; the selected candidate will need to be located near our Lockheed Mar

Staff ASIC & FPGA Design Engineer (HYBRID TELEWORK)Job Title - Staff ASIC & FPGA Design Engineer (HYBRID TELEWORK)

Lockheed Martin CorporationCompany Name - Lockheed Martin Corporation

•

Remote or King of Prussia, Pennsylvania, USA

Full-time

Sr. DSP R&D Engineer - C/C++, Wireline, Simulink, ASICJob Title - Sr. DSP R&D Engineer - C/C++, Wireline, Simulink, ASIC

Motion Recruitment Partners, LLCCompany Name - Motion Recruitment Partners, LLC

•

Irvine, California, USA

Full-time

Our client is a glbal infrastructure technology leader built on more than 60 years of innovation within the semiconndutor and Manufacturing space for communications. They are urgently seeking a Sr. level Digital Signal Processing (DSP) R&D Engineer to join their growing team. Responsibilities include: Develop specification, architecture, and micro-architecture of digital signal processing and communications algorithms Bit-exact MATLAB/Simulink and C/C++ system modeling and simulation Develop and

Senior Asic EngineerJob Title - Senior Asic Engineer

Aditi ConsultingCompany Name - Aditi Consulting

•

California, USA

Full-time

Salary: $280k - $300k/Yr. Responsibilities: Define and architect packet processing pipelines including related lookup tables and metadata structures for high-performance networking ASICs, including ingress/egress processing, switching/bridging and routing, hash tables and memory lookups, classification, ACL, various tunneling protocols like VxLAN, GRE, IPinIP, QoS, scheduling, traffic management, and congestion control. Work closely with the CTO to translate high-level system requirements and c

Senior Physical DesignerJob Title - Senior Physical Designer

Triple Crown ConsultingCompany Name - Triple Crown Consulting

•

Irvine, California, USA

Contract

Triple Crown is a leading provider of hardware, embedded, software, and mechanical engineering talent. Businesses and technology teams, from Fortune 500 enterprises to emerging startups, rely on our ability to rapidly place the developers, architects, coders, and designers who engineer digital transformation and growth. CONTRACT Position: 6-12 Months Location: Onsite in Irvine, CA We are looking for a highly skilled Senior SoC/ASIC Physical Design Engineer to lead and drive all aspects of physic

Senior ASIC Design Engineer- Emulation (HAPS Engineer)Job Title - Senior ASIC Design Engineer- Emulation (HAPS Engineer)

CloudiousCompany Name - Cloudious

•

San Jose, California, USA

Contract

Position: Senior ASIC Design Engineer- Emulation (HAPS Engineer) Location: San Jose, CA (Complete onsite) Experience: 8+ years (Relevant) What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components. Establish prototyping systems in the lab and contribute to defining, evolving, and supporting our prototyping methodology. Option to engage in block-level RTL design or block or top

ASIC/RTL Design Engineer - Senior at San Jose, CAJob Title - ASIC/RTL Design Engineer - Senior at San Jose, CA

Infobahn Softworld Inc.Company Name - Infobahn Softworld Inc.

•

Santa Clara, California, USA

Third Party, Contract

TOP 3 SKILLS: Good understanding of SystemVerilog, analyzing existing designs and making modifications, able to understand tools used by ASIC engineers like Lint, CDC, STA, etc. - scripting is nice to have KEY RESPONSIBILITIES: Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements. Collaborate with architecture and hardware teams to understand the requirements. Work with verification and p

Senior ASIC Synthesis EngineerJob Title - Senior ASIC Synthesis Engineer

NVIDIA CorporationCompany Name - NVIDIA Corporation

•

Remote or Santa Clara, California, USA

Full-time