Fremont, California
•
Today
High speed PCB layout Design experience is mandatory 10-14 years of CAD experience, Cadence Allegro Layout tool 17.4 and above experience is mandatory, Hands on experience in HDI micro via technology in Allegro 17.4 and above Intel or high complex SoC/Microprocessor/FPGA based PCB design experience preferred Ability to deliver PCB CAD layout of High Density, High Speed memory designs (DDR4/LPDDR4), PCIe Gen 4 or Gen 5, Power Delivery, Mixed Analog/Digital Deep knowledge of CES (Constraint Editor
Easy Apply
Contract