Timing Closure jobs in Alexandria, VA

College Park, Maryland

•

Today

Job ID: 2618062 Location: College Park, MD, US Date Posted: 2026-10-19 Category: Engineering and Sciences Subcategory: Hardware Engr Schedule: Full-Time Shift: Day Job Travel: No Minimum Clearance Required: TS.SCI_wPoly Clearance Level Must Be Able to Obtain: TS/SCI with Poly Potential for Remote Work: ORA_ON_SITE Description SAIC is seeking an experienced FPGA/Embedded-Systems Engineer to design, verify, and integrate advanced digital processing architectures. The ideal candidate will

Full-time

USD 200,001.00 - 240,000.00 per year

Principal Engineer - FPGA/ASIC Design

Washington, District of Columbia

•

Today

Job Description Job Title: Principal Engineer - FPGA/ASIC Design Working Pattern: Hybrid (3 office days a week) Working location: Reston, VA Rolls-Royce is looking for a Principal Engineer - FPGA/ASIC Design (Field Programmable Gate Arrays / Application Specific Integrated Circuit) Design Specialist to join our growing team. This is an exciting opportunity to work on flagship Rolls-Royce programs and play a vital role in solving some of the most complex and interesting technological challen

Full-time

USD 152,033.00 - 247,054.00 per year

Principal FPGA Engineer

Fairfax, Virginia

•

Today

Position Title: PrincipalFPGA Engineer Requisition ID: 1857 Position Location: Fairfax, VA Position Reports To: Senior Manager, FPGA Engineering Supervises Others: No At Trident Systems Space Electronic Systems (SES) division, we believe in the power of using strong engineering principles to drive innovation and solve complex problems. We foster a culture of rigorous engineering and continuous improvement, leveraging the full knowledge of our organization through collaborative product developme

Full-time

USD 126,000.00 - 191,000.00 per year

Senior Principal FPGA & Digital Signals Processing Engineer

Alexandria, Virginia

•

Today

Position Title: Senior Principal Field Programmable Gate Array & Digital Signal Processing Engineer Location: Hybrid, in office in Alexandria, VA Clearance Requirement: TS/SCI Employment Type: Full Time Research Innovations, Inc. (RII) is breaking through the big, slow status quo with transformative technology that fundamentally improves the world. We build advanced software solutions for government and military missions, applying agile development and user-centered design to solve complex,

Full-time

Physical Design Engineer GPU / High-Performance SoC

Remote

•

Today

Job Title: Physical Design Engineer GPU / High-Performance SoC Location: Mountain View, CA (Full Onsite) Openings: 2 Job Description We are looking for an experienced Physical Design Engineer with hands-on experience in advanced semiconductor process nodes, particularly TSMC 3nm and/or 2nm, for high-performance SoC, GPU, or similar complex chip designs. The ideal candidate will have strong end-to-end physical design experience, from netlist to GDSII, along with expertise in PPA optimization, tim

Easy Apply

Contract

$60 - $80

Senior Hardware/ Software Design Engineer

Maryland

•

Today

Residency All applicants must currently reside in the United States Overview BigBear.ai is seeking an experienced senior HW/SW Design Engineer to join a small team to design, develop, construct, and test electronic hardware (FPGA) and software processing components for subsystems supporting RF communication and collection systems. This position requires expertise in FPGA development, digital signal processing implementation, and software-hardware integration to support mission critical require

Full-time

Senior Principal Engineer

Remote or San Jose, California

•

Today

Job Details: Job Description: Altera is looking for a Senior Principal Engineer to serve as a key technical leader responsible for defining and advancing FPGA physical synthesis, timing optimization, and implementation methodologies. This individual will bring deep expertise in EDA algorithms, optimization engines, design compilation, and performance-driven implementation technologies. The ideal candidate will have a proven track record of architecting and delivering breakthrough technologies

Full-time

USD 231,500.00 - 304,500.00 per year

Asics Engineer

Remote

•

Today

Requirements please see these key words of in the project description for the profile consideration. "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax " Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requir

Full-time

Physical Design Engineer

Remote

•

Today

Job Title: Physical Design Engineer Location: Remote We are looking for a Physical Design Engineer with hands-on experience in TSMC 3nm/2nm at SOC for cutting-edge GPU / High-Performance designs. Key Responsibilities: 1. Own Netlist-to-GDSII for high-speed, low-power SOC 2. Floorplanning, Placement, CTS, Routing, Timing closure 3. Drive PPA optimization - Power, Performance, Area for 2nm/3nm 4. Handle advanced nodes issues: IR Drop, EM, Crosstalk etc 5. Hands on experience on tools - Synopsys F

Easy Apply

Contract, Third Party

$60+

Lead ASIC DFT Staff Engineer

Remote

•

9d ago

Required Skills & Qualifications: Strong hands-on experience in ASIC DFT with end-to-end ownership.Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.Experience with MBIST implementation and verific

Easy Apply

Third Party, Contract

90 - 100

Lead ASIC DFT Staff Engineer

Remote

•

Today

Job Description: Key Skills : "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax " Experience: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary: We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertio

Contract

USD70.0/HOURLY - USD80.0/HOURLY

Principal FPGA Engineer

Ashburn, Virginia

•

Today

Principal FPGA Engineer - Onsite position Curtiss-Wright is seeking an experienced Principal FPGA Engineer to join our engineering team in Ashburn, VA. In this senior, hands-on role, you will lead the design and development of FPGA-based solutions for DoD and other stakeholder secure products. The products include VITA standards based VPX modules and custom form-factor boards for DoD sub-systems and systems. You will also mentor junior engineers and provide technical guidance across projects. Y

Full-time

USD 144,100.00 - 192,100.00 per year

Senior Staff GPU Physical Design Engineer

Remote

•

Today

Job Description Title: Senior Staff GPU Physical Design Engineer Location: Austin, TX or San Jose, CA. onsite strongly preferred Need: GPU or high-performance SoC experience. Advanced node (?5nm). Full block ownership Position Summary We are seeking a Senior Staff GPU Physical Design Engineer for our client to work on the physical implementation of high-performance GPU and system-level IP, driving execution across synthesis, place-and-route, timing closure, and signoff for their advanced tech

Contract

Timing Closure jobs in Alexandria, VA, USA