Axi jobs in saratoga, ca

Verification Lead – Memory Controller (CHI-G / DFI)

San Jose, California

•

Today

Role : Verification Lead Memory Controller (CHI-G / DFI) Location : San Jose, CA (Onsite) | Lead Level | Exp : 10+ Years We are looking for a Verification Lead with strong hands-on experience in Memory Controller Design Verification. Key Skills: 10+ years Design Verification experience 3+ years in Verification Lead/Management DDR4/DDR5/LPDDR Memory Controller verification ARM CHI / CHI-G protocol verification DFI interface & PHY verification Expert SystemVerilog / UVM AXI4 / ACE / AHB /

Easy Apply

Contract

Depends on Experience

Principal Design Engineer – Memory Controller-(CHI-G / DFI)

San Jose, California

•

Today

Hi, Hope you are doing well. We do have below position. If interested, kindly repond. Principal/Lead Design Engineer Memory Controller-(CHI-G / DFI) Location: San JoseDuration would be 6 months to start and can be extended to 18 months. OnsiteDepartment: Hardware / SoC DesignLevel: Senior (8+ years) Role Summary We are looking for a Principal Design Engineer to lead RTL development and architecture updates for our Memory Controller subsystem, with deep expertise in the ARM CHI-G (Coherent Hub I

Easy Apply

Contract, Third Party

70+

Firmware Architect

San Jose, California

•

Today

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the wo

Full-time

USD 145,600.00 per year

Principal Engineer, Network Protocol Architect

San Jose, California

•

Today

Network Protocol Architect Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models. Backed by industry giants like NVIDIA, AMD, MediaTek and Intel, and manufactured in partnership with the world's leading semiconductor ecosystem, Ayar Labs' co-pa

Full-time

USD 180,000.00 - 250,000.00 per year

SoC Interconnect Technology Team Lead

San Jose, California

•

Today

We are seeking an experienced SoC Interconnect Technology Team Lead to drive the architecture, design, and execution of next-generation coherent and non-coherent interconnect solutions for advanced SoCs. This role requires deep expertise in scalable interconnect fabrics across mobile, battery-operated, and large-scale compute systems, with a strong focus on performance, power efficiency, and system-level optimization. You will lead a high-performing team responsible for delivering robust interc

Full-time

USD 397,800.00 - 538,200.00 per year

Application Engineer, Sr. Staff-18390

Sunnyvale, California

•

Today

Descriptions & Requirements Job Description and Requirements We Are: At Synopsys, we drive the innovations that shape how we live and connect. Our technology powers the era of pervasive intelligence, from self-driving cars to learning machines. Join us to help shape the future through continuous innovation in chip design and IP integration. You Are: You are an experienced Application Engineer who is energized by solving complex customer challenges in Memory Interface and Interface IP. You brin

Full-time

Integration Engineer

Santa Clara, California

•

Today

Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Sophisticated, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies

Full-time

Staff Engineer, SoC Architecture - Memory Subsystem and Interconnect

Mountain View, California

•

Today

Lab Summary: The Samsung Research America SOC Architecture Lab provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high-performance SoC architecture development for various Galaxy device lineups. This lab collaborates with Samsung's strategic SoC partners, Samsung MX headquarter team, and key R&D teams around the globe to innovate and reinvent techno

Full-time

USD 179,200.00 - 246,150.00 per year

Senior Staff Engineer, SoC Architecture - Memory Subsystem and Interconnect

Mountain View, California

•

Today

Full-time

USD 197,800.00 - 296,600.00 per year

Senior Engineer, SoC Architecture - Memory Subsystem and Interconnect

Mountain View, California

•

Today

Full-time

USD 158,800.00 - 218,100.00 per year

Principal Engineer, ASIC Design

San Jose, California

•

Today

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. We are building the next generation of solid-state drive controllers at Micron, where cutting-edge ASIC design meets high-performance storage innovation. Our team works across the full silicon life

Full-time

USD 198,000.00 - 336,000.00 per year

STA Engineer

Santa Clara, California

•

Today

Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm-Atheros, a.k.a. QCA is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast-paced Integrated Wireless Technology team. The role involves ownership and leading Static timing closure and synthesis for complex low-power WiFi SoCs and sub-syste

Full-time

USD 153,200.00 - 229,800.00 per year

Senior Principal Emulation & FPGA Prototyping Verification Engineer

Santa Clara, California

•

Today

Description Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team - we'd

Full-time

USD 237,000.00 - 356,000.00 per year

Sr. Staff Engineer, ASIC Design

San Jose, California

•

Today

Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models. Backed by industry giants like NVIDIA, AMD and Intel and manufactured in partnership with the world's leading semiconductor ecosystem, Ayar Labs' co-packaged o

Full-time

USD 180,000.00 - 223,000.00 per year

FPGA Engineer (eInfochips Inc)

Mountain View, California

•

Today

Position: FPGA Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Develop C and C++ based test content, low-level drivers and custom firmware at the subsystem and SoC levels, including self-checking tests that run on embedded processors.Extend the compile and build flow to support custom Firmware-style testsServe as a technical owner for the team's FPGA prototyping platform (such as HAPS or Xilinx): create board images and bit files. Design additional custom FPGA RTL for protocol

Full-time

FPGA Engineer Engineer (eInfochips)

San Jose, California

•

Today

Position: FPGA Engineer Engineer (eInfochips) Job Description: Job Description Location: San Jose CA and Austin TX (Day-1 Onsite) Experience: 9+ Years What candidate will Be Doing: Proficient in Verilog/System Verilog coding constructs.Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting)Experience with high speed PCIe designs and protocols.Experience with Industry standard interface protocols such as AXI, APB, etc.Experience

Full-time

Senior RTL Engineer, IO Die and Interconnect IP

San Jose, California

•

Today

Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries o

Full-time

USD 138,000.00 - 206,000.00 per year

Senior Emulation Engineer

San Jose, California

•

Today

Full-time

USD 138,000.00 - 206,000.00 per year

FPGA Customer Quality Engineer

San Jose, California

•

Today

Job Details: Job Description: About Altera At Altera , our independence as the world's largest pure-play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry-leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster,

Full-time

USD 118,900.00 - 210,000.00 per year

Senior Staff Engineer, Digital IC Design

Santa Clara, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 134,390.00 - 201,300.00 per year

Axi jobs in Saratoga, CA, USA