Lvs jobs in milpitas, ca

Mountain View, California

•

5d ago

Description: Seeking an experienced Analog Layout Engineer with TSMC N3 experience. Youll create high-quality, manufacturable analog layouts, collaborate with design engineers, and ensure designs meet electrical and DRC/LVS requirements. Requirements: Proven analog IC layout experience (TSMC N3 or similar) Proficiency with layout tools (Cadence Virtuoso, Synopsys, or equivalent) Strong understanding of analog performance, matching, and parasitics

Easy Apply

Contract

Depends on Experience

Analog Layout Engineer

San Jose, California

•

3d ago

Job Title: Analog Layout Engineer (592074) Location: San Jose, CA (Onsite) Duration: Long Term Contract Description As an Analog Layout Engineer, you will be responsible for: Layout of Analog / High Speed transceiver circuit blocks such as amplifiers, drivers, ADC, DAC, LDO, PLL, filters, etc. in a timely manner. Layout of sensitive active / passive components including resistors, capacitors and inductors. Design verification including DRC, LVS, ERC and ANT and extraction. Block level floor pla

Easy Apply

Contract

90 - 110

Senior Staff CPU Backend Design Engineer

Santa Clara, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: This individual leads the team to improve engineering efficiency, product quality and responsibility of working with microarchitecture and RTL design team to implement the designs, meeting aggressive power, area and performance goals using industry standard tools/flows. Works with CPU microarchitecture team to understand specifications and design trade-offs in pipeline and st

Full-time

USD 216,091.00 - 298,100.00 per year

ASIC Implementation Engineer PD

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Pro

Full-time

USD 121,900.00 - 195,000.00 per year

Staff Engineer, SRAM Circuit Design

San Jose, California

•

Today

Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries o

Full-time

USD 163,000.00 - 253,000.00 per year

AI Silicon Physical Design Engineer

Sunnyvale, California

•

Today

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Cerebras works with the leading model labs, global enterprise

Full-time

USD 150,000.00 - 250,000.00 per year

Sr Director, Applications Engineering

Sunnyvale, California

•

Today

Descriptions & Requirements Job Description and Requirements We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You

Full-time

Senior Principal Analog Methodology Engineer

Santa Clara, California

•

Today

Description Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team - we'd

Full-time

USD 187,000.00 - 281,000.00 per year

Staff Digital Physical Implementation and Integration Engineer

San Jose, California

•

Today

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. As a Design Engineer at Micron Technology, Inc., you will be responsible for designing and analyzing digital and analog circuits used in the development of memory products! We are engaged in develo

Full-time

USD 145,000.00 - 246,000.00 per year

CAD Engineering, Principal

Milpitas, California

•

Today

MACOM designs and manufactures semiconductor products for Data Center, Telecommunication and Industrial and Defense applications. Headquartered in Lowell, Massachusetts, MACOM has design centers and sales offices throughout North America, Europe and Asia. MACOM is certified to the ISO9001 international quality standard and ISO14001 environmental management standard. MACOM has more than 65 years of application expertise with multiple design centers, Si, GaAs and InP fabrication, manufacturing, as

Full-time

USD 97,900.00 - 166,700.00 per year

Principal IP Signoff & Methodology Engineer

San Jose, California

•

Today

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL , Ethernet, NVLink, PCIe , and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-t

Full-time

USD 175,000.00 per year

EDA/CAD Engineer (Analog & Mixed Signal)

Hybrid in Sunnyvale, California

•

6d ago

EDA/CAD Engineer (Analog & Mixed Signal) Sunnyvale, CA Hybrid 3 days onsite (relocation candidates is fine) 12 Months 2 video calls Job Description: Seeking an EDA/CAD Engineer to support and develop SiGe and CMOS design solutions for the high speed analog ASIC design team. The engineer will be hands-on with all phases of tool flow including PDK installation and support, tool support and installation, layout support, design support including schematic and simulation, design archive and tapeout

Easy Apply

Contract

75 - 80

High-Speed EDA/CAD Engineer (Analog & Mixed Signal)

Sunnyvale, California

•

6d ago

Position:High-Speed EDA/CAD Engineer (Analog & Mixed Signal) Location:Sunnyvale, CA Hybrid 3 days onsite (relocation candidates is fine) Duration:24+ month contract Domain:Analog & Mixed Signal EDA/CAD Job Description: Client is seeking an EDA/CAD Engineer to support and develop SiGe and CMOS design solutions for the high-speed analog ASIC design team. The engineer will be hands-on with all phases of tool flow, including PDK installation and support, tool support and installation, layou

Easy Apply

Contract

$60 - $70

Physical Design Engineer & DV Engineers

Sunnyvale, California

•

20d ago

Job Title:PhysicalDesignEngineer(PD/PnR) Location Bay Area CA / Austin TX (Hybrid) Job Summary Seeking aPhysicalDesignEngineerwith strong hands-on experience in block-level and top-level Place & Route using Synopsys Fusion Compiler. The candidate will be responsible for implementation, timing closure, low-power integration, and signoff activities for complex SoCdesigns. Key Responsibilities Perform block-level and top-levelPhysicalDesignimplementation using Fusion Compiler. Drive floorplannin

Easy Apply

Full-time

160,000 - 170,000

Analog Mixed-Signal Modeling Software Engineer

Cupertino, California

•

Today

Apple Silicon Engineering is seeking Hardware-minded Software engineers to create innovative tools to design the next generation of Apple's world-leading systems-on-chip (SOCs). Apple's multi-billion-transistor Ax SOCs are the brain of every iPhone and iPad. The Analog Mixed-Signal circuits connect them to the physical world via complex IPs such as SERDES for data communication, PLLs for clock generation, and sensors for measuring physical quantities. Modeling Software Engineers bring a unique

Full-time

Analog Layout Automation Engineer

Cupertino, California

•

Today

Join Apple's Silicon Engineering Group (SEG) and be at the forefront of shaping the next generation of Apple's systems-on-chip (SOCs)! Our SOCs, featuring multi-billion transistors, are the heart of iconic devices like iPhones, iPads, and Macs. We're seeking a highly skilled Analog Layout Automation Engineer to contribute to the evolution of Analog/Mixed-Signal (AMS) circuits, covering SerDes, PLLs, and sensors, with a focus on automation and leveraging AI/ML techniques for improved design and e

Full-time

Senior Staff Physical Verification CAD engineer

Santa Clara, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 127,630.00 - 191,200.00 per year

Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

Palo Alto, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system.

Full-time

USD 175,000.00 - 280,000.00 per year

Senior Staff GPU Physical Design Engineer

Remote

•

Today

Job Description Title: Senior Staff GPU Physical Design Engineer Location: Austin, TX or San Jose, CA. onsite strongly preferred Need: GPU or high-performance SoC experience. Advanced node (?5nm). Full block ownership Position Summary We are seeking a Senior Staff GPU Physical Design Engineer for our client to work on the physical implementation of high-performance GPU and system-level IP, driving execution across synthesis, place-and-route, timing closure, and signoff for their advanced tech

Contract

Substrate/Package Layout Engineer

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom OSD is looking for an IC Substrate and Package/Interposer Layout Engineer. In the role, you will have primary responsibility for the layout, routing, and functionality of packages and substrates, including design of high-speed lines. Expertise

Full-time

USD 141,300.00 - 226,000.00 per year

Lvs jobs in Milpitas, CA 95035, USA