Synopsys jobs in richland, wa

Richland, Washington

•

Today

Responsibilities Piping Engineering & Analysis Synopsis The Piping Engineering & Analysis discipline performs evaluations for piping systems in accordance with ASME Boiler and Pressure Vessel Code, ASME B31.1, ASME B31.7, and other codes as applicable to the specific evaluation being performed. The Piping Engineering & Analysis discipline also performs the following specialty topics. Vibration monitoring and analysis to evaluate system operational vibrations associated with plant modifications

Full-time

USD 74,353.00 - 113,595.00 per year

Senior Piping Stress Engineer 1 - Nuclear

Richland, Washington

•

Today

Full-time

USD 84,762.00 - 129,498.00 per year

Lead Piping Stress Engineer 1 - Nuclear

Richland, Washington

•

Today

Full-time

USD 118,023.00 - 180,313.00 per year

ASIC Verification Engineer (UVM & GLS Focus)

Remote

•

9d ago

Position : ASIC Verification Engineer (UVM & GLS Focus) Location : Remote is fine Number of Positions : 7 Must-Have Skills Strong end-to-end UVM expertise with hands-on experience building verification environments from scratch, including testbench architecture, agents, sequences, monitors, scoreboards, checkers, assertions, coverage models, and regression automation.Extensive Gate-Level Simulation (GLS) experience including SDF annotation, timing validation, X-propagation analysis, reset/clock

Easy Apply

Contract

Depends on Experience

Physical Design Engineer GPU / High-Performance SoC

Remote

•

Today

Job Title: Physical Design Engineer GPU / High-Performance SoC Location: Mountain View, CA (Full Onsite) Openings: 2 Job Description We are looking for an experienced Physical Design Engineer with hands-on experience in advanced semiconductor process nodes, particularly TSMC 3nm and/or 2nm, for high-performance SoC, GPU, or similar complex chip designs. The ideal candidate will have strong end-to-end physical design experience, from netlist to GDSII, along with expertise in PPA optimization, tim

Easy Apply

Contract

$60 - $80

Lead Piping Stress Engineer 1 - Nuclear

Remote

•

Today

Full-time

USD 118,023.00 - 180,313.00 per year

Systems Administrator - 2nd Shift

Remote or Birmingham, Alabama

•

Today

Thank you for your interest in a career at Regions. At Regions, we believe associates deserve more than just a job. We believe in offering performance-driven individuals a place where they can build a career a place to expect more opportunities. If you are focused on results, dedicated to quality, strength and integrity, and possess the drive to succeed, then we are your employer of choice. Regions is dedicated to taking appropriate steps to safeguard and protect private and personally identif

Full-time

Physical Design Engineer

Remote

•

Today

Job Title: Physical Design Engineer Location: Remote We are looking for a Physical Design Engineer with hands-on experience in TSMC 3nm/2nm at SOC for cutting-edge GPU / High-Performance designs. Key Responsibilities: 1. Own Netlist-to-GDSII for high-speed, low-power SOC 2. Floorplanning, Placement, CTS, Routing, Timing closure 3. Drive PPA optimization - Power, Performance, Area for 2nm/3nm 4. Handle advanced nodes issues: IR Drop, EM, Crosstalk etc 5. Hands on experience on tools - Synopsys F

Easy Apply

Third Party, Contract

$60+

DFT MBIST Staff Engineer

Remote

•

Today

Position Summary: We are looking for a highly experienced Senior MBIST Contractor to join our SoC Design-for-Test (DFT) team. The role is focused on hands-on Memory BIST implementation using Synopsys MBIST (SMS). The ideal candidate is an independent contributor who can own the complete MBIST flow from insertion through verification, simulation, pattern generation, and Silicon bring-up with minimal supervision. Responsibilities: Perform MBIST insertion for complex SoC designs using Synopsys SMS

Contract

USD70.0/HOURLY - USD80.0/HOURLY

System Administrator, VI (Virtual Infrastructure)

Remote or Hawaii

•

Today

Job Type: Full- Time Workplace Type: Onsite Clearance: TS/SCI Job Summary The Systems Administrator VI will oversee the maintenance, security, and performance of USINDOPACOM's Virtual Machine Operating Environment (VOE), comprising over 300 VMs across various security levels. This role involves system patching, security compliance, log monitoring, and collaboration with developers to enhance workflows. Roles and Responsibilities A qualified candidate will perform the following duties and respon

Full-time

USD 140,000.00 - 150,000.00 per year

Design Verification Engineer

Remote

•

Yesterday

Job SummaryWe are seeking a motivated Design Verification Engineer with 13 years of experience in digital design verification and semiconductor engineering. The candidate will work with RTL design and verification teams to develop testbenches, execute simulation-based verification, debug design issues, and validate the functionality and reliability of digital designs. The ideal candidate should have hands-on knowledge of Verilog, SystemVerilog, digital logic design, and verification methodologie

Easy Apply

Full-time

75000 - 100,000

Lead, AI Governance

Remote

•

Today

Guild Mortgage Company, closing loans and opening doors since 1960. As a mortgage banking firm we are dedicated to serving the home owner/buyer. Our goal is to provide affordable home financing for our customers, utilizing the best terms available while providing a level of professionalism and service unsurpassed in the lending industry. Position Summary The AI Governance Lead plays a critical role in the organization by leading the company's Artificial Intelligence (AI) Governance program. Th

Full-time

USD 109,114.00 - 156,510.56 per year

Lead ASIC DFT Engineer

Remote

•

Today

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues. The ideal candidate will have strong hands-on expertise in DFT fundamentals

Full-time

Applications Engineer- SiC in Advanced Packaging

Remote

•

Today

As an Applications Engineer for Advanced Packaging, you will provide pre- and post-sales technical support to customers integrating Wolfspeed SiC substrates into 2.5D and 3D packaging architectures for high-performance computing (HPC) and AI data center applications. Building on Wolfspeed's 35+ years of SiC materials leadership and an established portfolio of proven use cases, you will act as the technical bridge between our materials expertise and the customer's package design - showing custome

Full-time

Asics Engineer

Remote

•

Today

Requirements please see these key words of in the project description for the profile consideration. "SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax " Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requir

Full-time

DFT MBIST Staff Engineer

Remote

•

15d ago

TechAGI Solutions is looking for a highly experienced Senior MBIST Contractor to join our SoC Design-for-Test (DFT) team. The role is focused on hands-on Memory BIST implementation using Synopsys MBIST (SMS). The ideal candidate is an independent contributor who can own the complete MBIST flow from insertion through verification, simulation, pattern generation, and Silicon bring-up with minimal supervision. Responsibilities: Perform MBIST insertion for complex SoC designs using Synopsys SMS.

Easy Apply

Full-time

100 - 110

DFT MBIST Staff Engineer

Remote

•

8d ago

Easy Apply

Third Party, Contract

90 - 100

ASIC DESIGN LEAD / SENIOR CHIP DESIGN ENGINEER

Remote

•

Today

ASIC CHIP LEAD ASIC Design Lead / Senior Chip Design Engineer What Youll Do Architecture and Chip Definition Lead ASIC architecture development from high-level requirements and block diagrams. Work with system architects to define chip functionality, interfaces and performance goals. Write detailed specifications for chip components and subsystems. RTL Design and Synthesis Develop RTL designs and run synthesis with Synopsys Design Compiler. Tune RTL for power, performance and area. Design, imp

Easy Apply

Contract

100+

ASIC Verification Engineer (UVM & GLS Focus)

Remote

•

2d ago

Must-Have SkillsStrong end-to-end UVM expertise with hands-on experience building verification environments from scratch, including testbench architecture, agents, sequences, monitors, scoreboards, checkers, assertions, coverage models, and regression automation.Extensive Gate-Level Simulation (GLS) experience including SDF annotation, timing validation, X-propagation analysis, reset/clock synchronization issues, power-up sequence validation, and debug of post-synthesis/post-layout simulation fa

Easy Apply

Contract

65 - 70

ASIC Design Lead / Senior Chip Design Engineer

Remote

•

Yesterday

Role:ASIC Design Lead / Senior Chip Design Engineer Location:REMOTE Duration: 12 months Contract Job Description What Youll Do Architecture and Chip Definition Lead ASIC architecture development from high-level requirements and block diagrams. Work with system architects to define chip functionality, interfaces and performance goals. Write detailed specifications for chip components and subsystems. RTL Design and Synthesis Develop RTL designs and run synthesis with Synopsys Design Compiler. Tun

Easy Apply

Contract

95 - 105

Synopsys jobs in Richland, WA, USA