Search Jobs | Dice.com

Design Verification Engineer (ASIC/SoC verification) - Remote

Remote or Arkansas

•

Today

Role: Design Verification Engineer Remote (must be aligned with PST time zone) Job Type: Contract Job Description: We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. Qualifications: B.S. or M.S. in Elec

Easy Apply

Full-time, Third Party, Contract

Lead ASIC DFT Engineer

Remote

•

22d ago

Title - Lead ASIC DFT Engineer Location Remote (must be aligned with PST time zone) Job Description Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineerto architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation,

Easy Apply

Third Party, Contract

Depends on Experience

ASIC DFT Engineer

Remote

•

10d ago

Title - Lead ASIC DFT Engineer Location Remote (must be aligned with PST time zone) Belowis the detailed jobdescription for your reference -Job Description: Experience10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineerto architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LB

Easy Apply

Contract, Third Party

Depends on Experience

Lead ASIC DFT Engineer/Remote

Remote

•

Today

Title - Lead ASIC DFT Engineer Location Remote (must be aligned with PST time zone) Duration: 6+ Months Job Description Key skills for Lead ASIC DFT: please see these key words of in the project description for the profile consideration. SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax Experience : 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are see

Easy Apply

Contract, Third Party

Depends on Experience

Lead ASIC DFT Engineer

Remote

•

Today

Title - Lead ASIC DFT Engineer Location Remote (must be aligned with PST time zone) Duration - Contract Job Description Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineerto architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundar

Easy Apply

Contract, Third Party

$75 - $80

Lead ASIC DFT Engineer

Remote

•

8d ago

Role: Lead ASIC DFT Engineer Location Remote preferred PST otherwise anywhere in USA Duration: 12+ month contract Job Description Key skills for Lead ASIC DFT: SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax Experience 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineerto architect, implement, verify, and debug advanced DFT solutio

Easy Apply

Contract

Depends on Experience

Lead ASIC DFT (Design-for-Test) Engineer - Remote

Remote or Arkansas

•

Today

Title: Lead ASIC DFT Engineer Remote (must be aligned with PST time zone) Job Type: Contract Key skills for Lead ASIC DFT: SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC, PSV, Diagnosys, Pattern Retargeting, Pattern porting, DRCs, TetraMax, DFTMax Experience: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary: We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs

Easy Apply

Full-time, Contract, Third Party

RTL Design Engineer / Design Verification Engineer

Remote

•

Yesterday

R-069895 RTL Design Engineer Wireless SoC (Remote PST) Location: Remote (must be aligned with PST time zone / willing to work PST hours) We are seeking an experienced RTL Design Engineer to work on next-generation wireless SoC development. The ideal candidate will design and implement high-performance digital blocks and work closely with architecture, analog/mixed-signal, and verification teams to deliver production-quality silicon. Required Skills 5+ years of hands-on RTL design experience (

Easy Apply

Full-time, Third Party

Depends on Experience

Lead ASIC DFT Engineer

Remote

•

Today

Job Title: Lead ASIC DFT EngineerLocation: Remote (PST time zone)Duration: 12 Months Key skills for Lead ASIC DFT: SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax Experience:10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary:We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This

Easy Apply

Third Party, Contract

Depends on Experience

ASIC Implementation Engineer

Remote or San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Pro

Full-time

USD 143,800.00 - 230,000.00 per year

Principal Analog Mixed Signal ASIC Layout Engineer

Remote or Cambridge, Massachusetts

•

Today

Principal Analog Mixed Signal ASIC Layout Engineer 12+month contract No security clearance required. Cambridge, MA - Hybrid work is acceptable; however, candidates must be able to work onsite at least once a week. Overview Seeking a talented and motivated individual to join the Analog Mixed Signal (AMS) ASIC team at client. The physical silicon design group is responsible for creating complex analog layouts from schematics, collaborating with other members of our exceptional team. These lay

Easy Apply

Contract

Senior Principal ASIC FPGA Engineer

Remote or Boise, Idaho

•

Today

Basic Qualifications Education Requirements: Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 10 years of relevant experience; or Master's degree plus a minimum of 8 years of relevant experience. Clearance Requirements: Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements

Full-time

USD 191,146.00 - 212,053.00 per year

Senior Firmware Engineer, ASIC

Remote

•

Today

K2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe Price, Lightspeed Venture Partners, Alpine Space Ventures, and others - with an additional $500M in signed contracts across commercial and US government customers - we're mass-producing the highest-power satellite platforms ever built for missions from LEO to deep

Full-time

USD 160,000.00 - 220,000.00 per year

ASIC DFT Engineer

Remote

•

Yesterday

Easy Apply

Third Party, Contract

Depends on Experience

Lead ASIC DFT Engineer

Remote

•

8d ago

Title - Lead ASIC DFT Engineer Location Remote (must be aligned with PST time zone) Role Summary We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of cri

Easy Apply

Contract, Third Party

$70 - $90

Design Verification Engineer/Remote

Remote

•

Today

Design Verification Engineer Remote (must bePST time zone) Duration: 12+ Months Job Description and other details We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute tomethodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on ro

Easy Apply

Contract, Third Party

Depends on Experience

Design Verification Engineer

Remote

•

2d ago

Role Design Verification Engineer Location - Remote (must be aligned with PST time zone) Job Description and other details We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with

Easy Apply

Contract, Third Party

Depends on Experience

CDC/RDC DFT Engineer

Remote

•

Yesterday

Business Title: CDC/RDC DFT Engineer Location: Milpitas, CA Job Type: Contract (12 M+) Work Setting: Remote Job Description: Senior Clock Domain Crossing (CDC) Contractor to support our engineering team. This is a critical, short-term engagement focused on maintaining design integrity during a transition period. The ideal candidate will serve as a subject matter expert in CDC analysis and ASIC Design-for-Test (DFT) constraints.Leading the CDC/RDC (Clock Domain Crossing / Reset Domain Crossing)

Easy Apply

Contract

Depends on Experience

Communications DSP Engineer

Remote

•

Today

About Aalyria: Aalyria is a leading technology company that supplies laser communications technology and temporospatial software-defined networking platforms to the aerospace industry. With technology acquired from Google, Aalyria is at the forefront of innovation in satellite and airborne mesh networks, as well as cislunar and deep-space communications. We are revolutionizing the orchestration and management of planetary mesh networks using any radio or optical spectrum, any orbit, and any har

Full-time

USD 185,000.00 - 215,000.00 per year

Lead RTL/FPGA Design Engineer

Remote

•

Today

Full-time

USD 170,000.00 - 195,000.00 per year

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization