Strong System Verilog & UVM experienceDigital design/RTL verification expertiseExperience with verification methodologies/tools (formal verification, coverage, simulation, scripting)Familiarity with AXI protocolFamiliarity with UCIe would be a nice-to-have