Job Title: Senior Design Verification Engineer (SystemVerilog / UVM) Location: San Diego, CA Experience Required: 8+ Years Employment Type: Full-Time / Contract Job Description: We are seeking an experienced Design Verification Engineer with strong expertise in SystemVerilog and UVM methodology. The candidate will be responsible for verifying complex ASIC/RTL designs and developing robust verification environments across the full verification lifecycle. Key Responsibilities: Perform digital des