Design Verification Engineer

San Jose, CA, US • Posted 14 hours ago • Updated 11 hours ago
Contract Corp To Corp
Contract Independent
Contract W2
6 Months
No Travel Required
On-site
Depends on Experience
Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Job Details

Skills

  • UVM
  • design verification
  • AXI/AMBA
  • System Verilog

Summary

NMK Global Inc. is a global IT Services & Solutions company specializing in IT Staffing, Technology Consulting, Workforce Solutions, and Application Development Services. We help organizations build high-performing technology teams by connecting them with exceptional talent across a wide range of industries. Our expertise, industry knowledge, and consultative approach enable clients to achieve successful business outcomes while helping professionals advance their careers.

Job Title: Design Verification Engineer
Location: San Jose, CA – Onsite

Job Summary:

We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges.

Key responsibilities:

  • End to end ownership of one or more of the following IP subsystems: PCIe, Ethernet, CPU (arc/arm), low power peripherals, sensors
  • Understand vendor IP configurations and handle handshakes with internal IP team
  • Develop and maintain UVM/SystemVerilog-based verification environments to ensure functional correctness, performance, and compliance with IP specifications.
  • Collaborate with integration and SoC DV teams to validate seamless interaction of external IPs within the broader chip architecture.
  • Drive coverage closure and sign-off by defining metrics, analyzing gaps, and ensuring comprehensive verification across corner cases and stress scenarios.

You may be a good fit if you have

  • 8+ years of design verification experience
  • You enjoy digging deep into complex verification challenges and finding creative ways to expose corner-case bugs.
  • You have hands-on experience with industry-standard verification methodologies like SystemVerilog/UVM and understand how to build scalable, reusable test benches.
  • You are comfortable working with standard IP interfaces and protocols such as PCIe, Ethernet, AXI/AMBA, or ARM/ARC CPUs.
  • You thrive in a fast-paced startup environment and can take ownership of projects with minimal direction.
  • You collaborate naturally with cross-functional teams - from RTL design to software and emulation - and can clearly communicate technical insights.

Strong candidates may also have experience with

  • Experience handling vendors and integration of IP/VIP’s
  • UVM/System Verilog

NMK Global Inc. is an Equal Opportunity Employer. We are committed to creating an inclusive workplace and consider all qualified applicants without regard to age, race, color, religion, sex, national origin, disability, protected veteran status, sexual orientation, gender identity, or any other characteristic protected by applicable law.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 90773860
  • Position Id: 3941-4981-1792079023
  • Posted 14 hours ago
Create job alert
Never miss an opportunity! Create an alert based on the job you applied for.