Senior ASIC DV Engineer

San Jose, CA, US • Posted 13 days ago • Updated 6 hours ago

Full Time

On-site

USD $141,300.00 - 226,000.00 per year

Fitment

Dice Job Match Score™

📊 Calculating match score...

Job Details

Skills

DV
Wireless Communication
UVM
Embedded Systems
Interfaces
Mixed-signal Integrated Circuit
SPICE
Test Plans
Debugging
RTL
Writing
FPGA
ASIC
Scripting
Mobile Applications
Integrated Circuit
Law

Summary

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

You will contribute to the development of complex SOCs targeted towards Touch Controllers/Wireless Charging Chips and other new initiatives. As a verification engineer, your responsibilities will include:

Architecting block and full-chip verification environments using HVLs (UVM) and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces.
Using your thorough knowledge of mixed-signal simulations (AMS, Spice, etc), developing test plans and coverage metrics from specifications and writing block and chip-level tests.
Debugging RTL and Gate simulations and work with design engineers to verify fixes.
Writing diagnostics for validation of FPGA prototype (pre-tapeout) and ASIC.
Replicating silicon bugs in simulation environments and validating fixes or SW workarounds.
Converting verification tests to test patterns and assisting Test Engineers on ATE vector bring up.
Evaluating latest verification methodologies and developing scripts etc. to automate verification flows.
Experience understanding and verifying low power silicon for mobile applications with good knowledge of UPF low power verification flow
Ability to take customer requirements to verify full chip design and architecture

Qualifications:

Bachelors and 12+ years of related experience; or Masters degree and 10+ years of related experience; or PhD and 7+ years of related experience
MS or PhD is preferred

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10107597
Position Id: d3a116b99552fd94cb2bf84c911fcd90
Posted 13 days ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Principal Silicon Engineer - Networking

Santa Clara, California

•

Today

Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and complian

Full-time

USD 139,900.00 - 274,800.00 per year

FPGA Verification Engineer

Hybrid in San Jose, California

•

Yesterday

Job Title: FPGA Verification Engineer Location: Hybrid (4 days at Cisco SJ office and 1 day remote) Duration: 12 months Rounds of interview: There will be a total of 2 rounds: 1 screening, the second will be in-depth with 2 engineers" Job Description Own verification of entire FPGA design used in high-end router products. Understand design specifications and interact with design engineers to identify verification scenarios. Create test plans, constrained-random verification environments, t

Easy Apply

Contract

Depends on Experience

Senior Electrical Engineer

Menlo Park, California

•

Today

Work side-by-side with our RF, Mechanical, and Embedded engineers to lead electrical design direction for next-generation radar systems. This Jobot Job is hosted by: William Zaranka Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. Salary: $150,000 - $180,000 per year A bit about us: Based in Menlo Park, CA we are a fast-growing startup that is revolutionizing the space companies and government organizations use data services. We are creating a power

Full-time

USD 150,000.00 - 180,000.00 per year

Senior ASIC/RTL Design Engineer

San Jose, California

•

Today

We are looking for a Senior ASIC/RTL Design Engineer for our client in San Jose, CA Job Title: Senior ASIC/RTL Design Engineer Job Location: San Jose, CA Job Type: Contract Job Description: Pay Range: $62.45hr - $78.78hrRequirement/Must Have: 5+ years of ASIC design experience.Proven track record of ASIC design across multiple production tape-outs.Experience designing RTL blocks for SoC architectures.Experience integrating ASIC IP into SoCs.Experience with linting, CDC, and RDC methodologies.Ex

Easy Apply

Third Party, Contract

Depends on Experience

Search all similar jobs