2.5d Jobs in california

Refine Results
1 - 17 of 17 Jobs

CoWoS Principle Packaging Engineer

Zachary Piper Solutions, LLC

Saratoga, California, USA

Full-time

Piper Companies is looking for a CoWoS Principle Packaging Engineer who will construct and enhance Chip-on-Wafer-on-Substrate packaging technology to support high-performance AI and data center applications onsite in Saratoga, CA . The ideal CoWoS Principle Packaging Engineer will collaborate with cross-functional teams to facilitate smooth integration of advanced multi-die packages. Responsibilities for the CoWoS Principle Packaging Engineer: Lead the advancement of CoWoS packaging technolog

Principal Packaging Engineer

Zachary Piper Solutions, LLC

Saratoga, California, USA

Full-time

Piper Companies is seeking a Principal Packaging Engineer who will develop and refine Chip-on-Wafer-on-Substrate technology. The Packaging engineer will be preferred in office in Saratoga, CA, but is open to remote. Requirements for the Packaging Engineer include: - Innovate and enhance CoWoS packaging processes to boost chip performance, power efficiency, and reliability. - Collaborate with design, test, and manufacturing teams to ensure flawless chip-package integration. - Lead failure analys

Director of Packaging Engineering - CoWoS

Zachary Piper Solutions, LLC

Saratoga, California, USA

Full-time

Piper Companies is seeking a Director of Packaging Engineering - CoWoS to join our dynamic team onsite 5 days per week in Saratoga, CA. The Ideal Director of Packaging Engineering - CoWoS will spearhead the development and refinement of Chip-on-Wafer-on-Substrate packaging technology for high-performance AI and data center applications. Responsibilities for the Director of Packaging Engineering - CoWoS Lead the advancement of CoWoS packaging technology to enhance chip performance, power, and

Senior Chassis Mechanical Design Engineer

Zachary Piper Solutions, LLC

Saratoga, California, USA

Full-time

Piper Companies is currently seeking a Senior Chassis Mechanical Design Engineer to work on-site in Saratoga, CA 5 days per week . The ideal Senior Chassis Mechanical Design Engineer is eager to solve complex challenges and help shape the future of AI networking technologies. Responsibilities of the Senior Chassis Mechanical Design Engineer: Design and optimize chassis components using CAD software (SolidWorks, AutoCAD, CATIA). Develop and improve IC packages, focusing on thermal management, e

Server Platform Architect

ARM

San Jose, California, USA

Full-time

Job DescriptionJob Overview:At Arm an Server Platform Architect is a technical role responsible for architecting and designing high-volume, sophisticated, SoC platforms on groundbreaking nodes across multiple market segments including mobile, automotive, datacenter and networking, and IoT. Arm's Server Platform Architects play a meaningful role in the development of production-quality silicon with outstanding performance and power efficiency, both in partnership with Arm partners and producing A

Signal Integrity Engineer, Principal

Marvell Semiconductor Inc.

Santa Clara, California, USA

Full-time

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and be

System Signal/Power Integrity Engineer

Broadcom Corporation

San Jose, California, USA

Full-time

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: System Signal/Power Integrity Engineer Responsibilities Support high data rate SerDes applications - up to 112Gbps NRZ and 224G PAM4 systemsSystem level Signal and Power Integrity design trade-offs and debugCollaborate with package, PCB, and silicon d

Failure Analysis Staff Engineer

Marvell Semiconductor Inc.

Santa Clara, California, USA

Full-time

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and be

Sr. Principal Package Engineer

Marvell Semiconductor Inc.

Santa Clara, California, USA

Full-time

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and be

Power Integrity Engineer, Principal

Synopsys, Inc.

Sunnyvale, California, USA

Full-time

Descriptions & Requirements Job Description and Requirements We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. In the System Solutions Gr

ASIC Package Signal/Power Integrity Engineer

Cisco Systems, Inc.

San Jose, California, USA

Full-time

The application window is expected to close on 05/09/2025. The job posting may be removed earlier if the position is filled or if a sufficient number of applications are received. Meet the Team Cisco Silicon One is a business organization with a long track record of building complex and high-performance Silicon ASICs. Our silicon devices drive the world's most complex networks and carry over 90% of IP traffic. We are a highly specialized ASIC team with experts in all aspects of advanced IC pack

Senior Signal and Power Integrity Engineer - Hardware

NVIDIA Corporation

Santa Clara, California, USA

Full-time

We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and

Chip Desgner/Packaging

eTeam, Inc.

Santa Clara, California, USA

Contract

Job Title: Chip Desgner/Packaging Job Location: Santa Clara, CA (Hybrid) IC Packaging & Chiplet Integration : 2.5D/3D packaging, flip-chip bonding, TSV, hybrid bondingSemiconductor Processing : BEOL/FEOL integration, advanced interconnects, thin-film deposition (PVD, PECVD, ALD, CVD)Design & Simulation : Siemens NX, Cadence, ANSYS, EasyEDA, ThermoCalcHigh-Speed I/O & Signal Integrity : Impedance control, power/signal integrity, substrate optimizationProcess Development & Metrology : DOE, SPC,

ASIC Package Engineer

Datum Software, Inc.

San Jose, California, USA

Contract, Third Party

Currently, we have an opening for ASIC Package Engineer SI/PI with our Client at San Jose, CA | On-Site. I appreciate your time and look forward to hearing from you. ASIC Package Engineer SI/PI 100% ONSITE ROLE San Jose, CA Responsibilities Drive chip-package-system co-design by driving signal and power integrity requirements analysis and optimizationDefine power tree structure, netlists, etc for High Performance Computing based on 2.5D/3D package technologyRun pre-layout and post-layout simula

Semiconductor Engineer in Santa Clara, CA

Talented IT

Santa Clara, California, USA

Full-time

Job Title: Principal Advanced Packaging Engineer Semiconductor & Chiplet Integration Location: Santa Clara, CA Visas: and H1b Industry: Semiconductor | Microelectronics | Advanced Packaging Experience Level: Senior (10+ Years) Position Summary We are seeking an experienced Principal Advanced Packaging Engineer with deep expertise in semiconductor packaging, chiplet integration, and high-speed interconnect design. This role will lead advanced packaging development efforts for next-generation AI

ASIC Package SI/PI Engineer

Datum Software, Inc.

San Jose, California, USA

Third Party, Contract

Job Description: ASIC Package SI/PI Engineer Location: San Jose, CA 100% Onsite ASIC Package Engineer SI/PI Responsibilities: Drive chip-package-system co-design by driving signal and power integrity requirements analysis and optimizationDefine power tree structure, netlists, etc for High Performance Computing based on 2.5D/3D package technologyRun pre-layout and post-layout simulation flow with a focus on high-speed interface and PDN, create simulation models and develop simulation methodology

PCB Layout Engineer

Randstad Digital

Remote or Phoenix, Arizona, USA

Full-time

job summary: Exciting opportunity for an experienced Principal PCB & Substrate Layout Engineer to join a growing, engaging, and collaborative team. As a valued team member, you will collaborate to deliver leading edge microelectronics that are game changing and impactful to our nation's defense. The successful candidate will be part of a dynamic team that is transforming the business and the defense-grade microelectronics industry while executing on near-term program commitments while fosteri