Perl jobs in California

Principal DFT Engineer (Silicon Engineering)

Palo Alto, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world'

Full-time

USD 220,000.00 - 355,000.00 per year

Principal DFT Engineer (Silicon Engineering)

Irvine, California

•

Today

Full-time

USD 210,000.00 - 340,000.00 per year

Advanced Power Integrity & Power Delivery Architect

Palo Alto, California

•

Today

About Rivian Rivian is on a mission to keep the world adventurous forever. This goes for the emissions-free Electric Adventure Vehicles we build, and the curious, courageous souls we seek to attract. As a company, we constantly challenge what's possible, never simply accepting what has always been done. We reframe old problems, seek new solutions and operate comfortably in areas that are unknown. Our backgrounds are diverse, but our team shares a love of the outdoors and a desire to protect it

Full-time

USD 186,000.00 - 296,000.00 per year

EDA Engineer (RFIC Engineering)

Irvine, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. EDA ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest sate

Full-time

USD 125,000.00 - 150,000.00 per year

ASIC/SOC DFT Engineer (Silicon Engineering)

Palo Alto, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. ASIC/SOC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's

Full-time

USD 135,000.00 - 175,000.00 per year

Senior Software Engineer

Hybrid in Livermore, California

•

Today

Job Description We have an opening for a Senior Software Engineer supporting the Environmental Information Management System (TEIMS) application suite used by the Environment, Safety and Health (ESH) Directorate and the Environmental Restoration Department (ERD). You will be responsible for performing break/fix support of applications within TEIMS used to support operations and environmental decision making by ESH and ERD, such as environmental sample planning, chain of custody tracking, data m

Easy Apply

Third Party, Contract

Depends on Experience

Design Engineer III

Sunnyvale, California

•

Today

Job Description Onsite 3 days in Sunnyvale, CA Job Description About the role: Design Verification engineer for wearables silicon accelerator IPs - testbench development, coverage-driven verification, RTL debug, and power/performance measurement. Responsibilities Develop and execute verification plans for RTL blocks/IPs across the subsystem. Build and maintain SystemVerilog/UVM testbenches; write directed and constrained-random tests. Drive functional coverage and assertion (SVA) closure; run a

Contract

USD 80.00 - 86.00 per hour

PCIe Silicon Validation & Debug Engineer (x2)

Sunnyvale, California

•

Today

Location: Sunnyvale, CA Salary: $60.00 USD Hourly - $65.00 USD Hourly Description: Our client is currently seeking a PCIe Silicon Validation & Debug Engineer (x2) OVERVIEW Looking for engineers with hands-on PCIe validation, debug, and silicon bring-up experience, ideally supporting PCIe Gen4, Gen5, or Gen6 environments.Must have experience in pre-silicon and/or post-silicon validation, including link training, protocol analysis, root cause investigation, and hardware debugging.Strong underst

Contract

USD 60.00 - 65.00 per hour

DFT MBIST Staff Engineer

Remote

•

Today

Position Summary: We are looking for a highly experienced Senior MBIST Contractor to join our SoC Design-for-Test (DFT) team. The role is focused on hands-on Memory BIST implementation using Synopsys MBIST (SMS). The ideal candidate is an independent contributor who can own the complete MBIST flow from insertion through verification, simulation, pattern generation, and Silicon bring-up with minimal supervision. Responsibilities: Perform MBIST insertion for complex SoC designs using Synopsys SMS

Contract

USD70.0/HOURLY - USD80.0/HOURLY

Lead ASIC DFT Staff Engineer - Remote

Remote

•

Yesterday

Job Description: Key Skills : SCAN, ATPG, MBIST, Timing Simulations, SDF, SDC , PSV, Diagnosys , Pattern Retargeting , Pattern porting, DRCs, TetraMax, DFTMax Experience: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary: We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, AT

Easy Apply

Contract

$70+

Unix/Linux Infrastructure Forensics & Incident Engineer

Hybrid in San Jose, California

•

Yesterday

Level: Senior/Staff Digital Forensics and IR Engineer Function: Cybersecurity / Digital Forensics About the Role Key Responsibilities Digital Forensics & Incident ResponseLead complex digital forensic investigations involving Unix/Linux servers, infrastructure, endpoints, cloud workloads, and enterprise applications.Perform forensic acquisition, preservation, analysis, and documentation of compromised systems.Investigate security incidents including:Account compromise and credential theftMalw

Easy Apply

Contract

$40+

Software Engineering Intern

Carlsbad, California

•

Today

L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers' mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do. L3Harris is the Trus

Full-time

USD 29.00 - 53.50 per hour

Sr Associate, Software Engineer

Carlsbad, California

•

Today

Full-time

USD 86,000.00 - 160,000.00 per year

Software Engineering Intern

San Diego, California

•

Today

Full-time

USD 35.00 per hour

ASIC Verification Engineer

Carlsbad, California

•

Today

RESPONSIBILITIES: Kforce is immediately seeking an experienced ASIC Verification Engineer to support our enterprise networking and cloud solutions customer based in Carlsbad, CA. Summary: We are seeking a collaborative Design Verification Engineer with 5-12 years of industry experience to help create cutting edge System-on-Chip (SoC) designs delivered first time right. The ASIC Verification Engineer will work in a collaborative environment, participating in architectural decisions and verificat

Contract

$60 - $71 hourly

DFT Engineer

California

•

Today

Job Title: DFT Engineer Location: Saratoga, CA (Onsite) Duration: Contract & Full-Time Job Description: Define the DFT architecture of a multi-chip system SOC. involving all aspects of test design functions such as Scan, BIST, Memory Repair, BSD ( ACJTAG/DCJTAG). Proficiency in Synthesis design constraints. ( Ie SDC) Prior experience with Serializers/Deserilizers. Sound Proficiency in either Mentor /Synopsys Test Tools required. Proficiency is synthesis, Define and implement OCC. Exposure to

Easy Apply

Full-time

Physical Design Engineer

San Jose, California

•

Today

Physical Design Engineer Location: San Jose CA- 5 Days onsite What will you do : * Execution of Physical Design, Synthesis, Physical Verification, and Timing Closure * Setup and Synthesizing RTL * Timing closure through various methods and strategies; preferable in-depth experience in top-level STA * EM/IR Analysis, * Place and Route * Clock Tree Synthesis; experience with custom clock trees, insertion reduction and skew balancing techniques * Floor-planning and Layout; preferable in-depth exper

Easy Apply

Full-time

Up to $200,000

Formal Verification

Ben Lomond, California

•

9d ago

JOB DUTIES: Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU development effort. Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system. Be responsible for carefully documenting and executing test plan(s) consisting of directed and constrained-random tests to be run du

Easy Apply

Third Party, Contract

Depends on Experience

RISCV CPU Systems Architecture/RTL Engineer - Senior Level

Santa Clara, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: We are hiring talented engineers for RISCV CPU RTL development targeting high-performance, low-power devices. In this role, you will contribute to architecture and product definition and be responsible for microarchitecture and RTL execution of CPU system features. These include, but are not limited to: System architecture - configuration access protocols and ordering requi

Full-time

USD 198,700.00 - 298,100.00 per year

GPU Power Systems Engineer

San Diego, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: Analyze and evaluate GPU architecture/microarchitecture and workload for performance and power optimizationsGPU power modeling and estimation for projection and correlationGPU workload analysis, profiling, and characterizationsDevelop and maintain tests for pre-silicon and post-silicon power verificationsWork closely with multiple teams such as RTL designer, architectu

Full-time

USD 161,800.00 - 242,600.00 per year

Perl jobs in California, USA