Verification And Validation jobs in Indiana

Technical Lead - Systems Engineering, Validation and Verification, T56/501K and Helicopters Programs

Indianapolis, Indiana

•

Today

Job Description Job Title: Technical Lead - Systems Engineering, Validation and Verification, T56/501K and Helicopters Programs Working Pattern: Fulltime Working location: Indianapolis, IN Relocation assistance will be provided if applicable Why Rolls-Royce? At Rolls-Royce we are proud to be a business that has truly helped to shape the modern world and are committed to always being a force for progress; powering, protecting and connecting people everywhere. By joining Rolls-Royce, you'll

Full-time

USD 126,694.00 - 205,878.00 per year

Design Verification Engineer

Remote

•

4d ago

Hi - Full Time Role Job Title: Design Verification Engineer -Performance Modelling Location : Remote USA Strong understanding of SV and UVM and good debugging skills.Understand design specs and develop test plans based on functional and architectural requirementsBuild UVM/System Verilog-based verification environments for IP/subsystem/SoC level testingDevelop directed and random testcases, perform coverage analysis, and close functional/code coverageDebug simulation failures and work closely wi

Easy Apply

Full-time

Depends on Experience

Sr Staff Engineer - Verification, CI/CD Infrastructure & Embedded Hardware (AISW)

Remote or California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > Machine Learning Engineering General Summary: The Sr Staff Engineer Engineer, Verification (CI/CD & Embedded HW) is a senior individual contributor responsible for designing, scaling, and hardening CI/CD infrastructure and verification systems that validate Qualcomm's AI Software stack-including QNN HTP, QAIRT, toolchains, kernels, and embedded runtime components. This role is deeply technical and hands-on:

Full-time

USD 185,900.00 - 278,900.00 per year

Design Verification Engineer

Remote

•

5d ago

Design Verification (DV) Engineer Key Responsibilities Develop and maintain UVM-based SystemVerilog testbenchesCreate reusable verification components and environmentsDevelop and execute verification plans for subsystem and block levelDebug RTL issues and collaborate closely with designContribute to end-to-end validation flowsDrive coverage closureRequired Qualifications Strong hands-on expertise in UVM and SystemVerilogExperience with ARM-based protocols including:APBAXI (no CHI/coherency requi

Easy Apply

Contract

Depends on Experience

Verification And Validation jobs in Indiana, USA