Sunnyvale, California
•
6d ago
Required Qualifications: Bachelor s/Master s degree in Electrical Engineering or related field5 10 years of experience in RTL design and microarchitectureStrong expertise in RTL design using SystemVerilog/VerilogMicroarchitecture development for complex digital systemsPerformance optimization and pipelining techniquesExperience with simulation and debugging tools such as:Synopsys VCS / Cadence XceliumFamiliarity with synthesis and timing concepts (e.g., using Synopsys Design Compiler)Strong unde
Easy Apply
Contract, Third Party
Depends on Experience















