Search Jobs | Dice.com

Senior ASIC DFT CDC Constraints Engineer - Remote / Telecommute

Milpitas, California

•

Yesterday

We are looking for a Senior ASIC DFT CDC Constraints Engineer - Remote / Telecommute for our client in Milpitas , CA Job Title: Senior ASIC DFT CDC Constraints Engineer - Remote / Telecommute Job Location: Milpitas , CA Job Type: Contract Job Overview: Pay Range: $95hr - $100hrRequirement/Must Have: 10+ years of ASIC/SoC experience with 5+ years in SDC constraint development and STA sign-off.Strong expertise in CDC synchronization structures and SDC constraint representation.Hands-on experience

Easy Apply

Third Party, Contract

Depends on Experience

Sr DFT Engineer

Santa Clara, California

•

9d ago

Hi, Job Title : Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification] Location : Santa Clara, CA Experience : 4+ Years in DFT Job Summary We are seeking an experienced Senior DFT / ATPG Engineer to support client s highperformance GPU and SoC designs. The role focuses on delivering robust Design for Testability (DFT) solutions, comprehensive ATPG, and advanced test features such as MBIST, IO Test, and Clock Verification, ensuring high coverage, yield, and silicon reliability. The engin

Easy Apply

Contract, Third Party

Depends on Experience

Lead Frontend Integration Engineer

Santa Clara, California

•

Today

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the wo

Full-time

USD 203,000.00 per year

Senior DFT Engineer [ATPG , MBIST, IO Test, Clock Verification]

Santa Clara, California

•

19d ago

JobTitle:SeniorDFTEngineer[ATPG,MBIST,IOTest,ClockVerification] Location:SantaClara,CA Experience:4+YearsinDFT JobSummary WeareseekinganexperiencedSeniorDFT/ATPGEngineertosupportNVIDIAshighperformanceGPUandSoCdesigns.TherolefocusesondeliveringrobustDesignforTestability(DFT)solutions,comprehensiveATPG,andadvancedtestfeaturessuchasMBIST,IOTest,andClockVerification,ensuringhighcoverage,yield,andsiliconreliability.TheengineerwillworkcloselywithNVIDIAscrossfunctionalteamstoenablefirsttimerightsilico

Easy Apply

Contract

Depends on Experience

Applications Engineering, Sr Staff Engineer- 16949

Sunnyvale, California

•

Today

Descriptions & Requirements Job Description and Requirements We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You A

Full-time

Senior ASIC Design Engineer - Clocks IP

Santa Clara, California

•

Today

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life's work, to amplify human

Full-time

USD 136,000.00 - 218,500.00 per year

Lead Electrical Engineer

Hybrid in Palo Alto, California

•

Yesterday

Lead Electrical Engineer Youll be a key hire to their electrical engineering team, owning the wearable electrical architecture from schematic to production. The device combines cameras, spatial audio microphones, EEG sensors, Wi-Fi/BLE, and power management on a flex PCB inside a textile beanie. What Youll Do Own the electrical architecture across the platform compute partitioning, sensor integration, power, RF, and SI/PI.Lead schematic and PCB design for flex and rigid-flex multi-island lay

Easy Apply

Full-time

300000 - 400000

Senior Staff ASIC Product Engineer

Santa Clara, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 118,010.00 - 176,800.00 per year

Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

Sunnyvale, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system.

Full-time

USD 170,000.00 - 230,000.00 per year

Senior Principal Engineer, Chip Lead, Photonic Fabric Chiplet

Santa Clara, California

•

Today

Full-time

USD 182,360.00 - 273,200.00 per year

Optical Test Engineer, Tech Lead

San Jose, California

•

Today

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL , Ethernet, NVLink, PCIe , and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-t

Full-time

Sr Manager, Hardware Engineering (NetSec)

Santa Clara, California

•

Today

Our Mission At Palo Alto Networks , we're united by a shared mission-to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge technology and bold thinking. Here, everyone has a voice, and every idea counts. If you're ready to do the most meaningful work of your career alongside people who are just as passionate as you are, you're in the right place. Who We Are In order to be the cybersecurity partner of choice, w

Full-time

USD 192,900.00 - 312,025.00 per year

Senior FPGA/Emulation Validation Engineer

Hybrid in San Jose, California

•

9d ago

Job DescriptionThe Senior FPGA/Emulation Validation Engineer position is your opportunity to join one of the industry s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about SOC architecture, and emulation and prototyping platforms. As the Senior FPGA or Emulation Validation Engineer for Axiado, you will have the opportunity to work in design verification, de

Easy Apply

Full-time

Depends on Experience

Senior Validation Engineer

San Jose, California

•

Yesterday

Job Title: - Senior Validation Engineer Location: - San Jose, CA Role Type: - 6+ Months (Contract) Job Description: In this role, this engineer will be part of a highly technical team that develops test plans, completes functional & electrical validation, & debugs issues for new processor silicon interface features with strong focus on power management.Writes comprehensive electrical & functional test plans for the processor interface validation of processors.Executes electrical & functional te

Easy Apply

Contract

Depends on Experience

Senior FPGA/Emulation Validation Engineer

Hybrid in San Jose, California

•

9d ago

Senior FPGA/Emulation Validation Engineer San Jose, CA, USAFull-timeDepartment: VerificationJob Description The Senior FPGA/Emulation Validation Engineer position is your opportunity to join one of the industry s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about SOC architecture, and emulation and prototyping platforms. As the Senior FPGA or Emulation Val

Easy Apply

Full-time

$180,000 - $200,000

Senior ASIC Design Architect

San Jose, California

•

8d ago

Candidates must be currently authorized to work in the United States on a full-time, permanent basis. StaffRight Associates and our clients do not provide visa sponsorship for this position. PLEASE DO NOT APPLY IF YOU DO NOT MEET THESE ABOVE QUALIFICATIONS Base pay, bonus, outstanding retirement programs! The MissionStaffRight Associates has been retained to lead an exclusive search for a Senior ASIC Design Architect to spearhead the development of custom, high-performance silicon for next-gene

Easy Apply

Full-time

180000 - 230000

Sr. Staff Field Applications Engineer

San Jose, California

•

Today

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world come join our team and see how YOU can make a difference. Job Description

Full-time

USD 160,000.00 - 210,000.00 per year

Senior Software Engineer, Hardware Tools and Methodology Development

Santa Clara, California

•

Today

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing! NVIDIA is a learning machine" that constantly evolves by adapting to new opportunities that are hard to pursue, that only we can tackle, and that matter to the world. This is our life's work, to amplify human

Full-time

USD 136,000.00 - 218,500.00 per year

Sr. Principal SI/PI Engineer

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Sr. Principal SI/PI Engineer This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems. We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position. Main Job Tasks and Responsibilities: Work on test chip package design SI/PI optimization and verification. Work on ev

Full-time

USD 154,000.00 - 286,000.00 per year

Senior Principal Engineering Program Manager

San Jose, California

•

Today

Full-time

USD 205,000.00 - 250,000.00 per year

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization