Search Jobs | Dice.com

Mountain View, California

•

Yesterday

General Skills: Expert communicator across global, cross-cultural, and cross-functional teams. Strong analytical, system level, and architectural thinking. Proven ability to lead technical initiatives without direct authority. High bar for design correctness, validation, and quality. Collaborative mindset across hardware, software, and verification organizations. Required Specialized Skills: Extensive experience in RTL design using Verilog/SystemVerilog for complex digital systems, preferably NP

Easy Apply

Contract

$70 - $80

Principal Engineer, RTL Design - (Contract)

Mountain View, California

•

6d ago

Role: Principal Engineer, RTL Design Location: Mountain View, CA (Onsite) Job Type: Contract Project description The Principal Engineer, RTL Design within the NPU Hardware & Software organization, is a senior individual contributor role for an engineer with deep expertise in RTL design and development for complex digital systems, including neural processing units (NPUs) or similar advanced computing architectures. This role provides expert-level technical leadership across architecture,

Easy Apply

Contract, Third Party

$90 - $120

Senior RTL Design Engineer – Networking ASIC / SystemVerilog / Ethernet – San Diego

San Jose, California

•

7d ago

Job Title: Physical Design Engineer (STA / CTS / Floorplanning) Location: San Jose, CA Experience: 8+ Years Employment Type: Full-Time / Contract Job Description: We are looking for a skilled Physical Design Engineer with strong experience in advanced node physical implementation. The candidate will work on RTL to GDSII implementation, timing closure, and physical verification for complex semiconductor designs. Key Responsibilities: Physical design implementation including Floorplanning, Placem

Easy Apply

Contract, Third Party

Depends on Experience

Principal Product Engineer, RTL to GDSII

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of technical place and

Full-time

USD 136,500.00 - 253,500.00 per year

RTL Engineer, Power Macromodeling

San Jose, California

•

Today

Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology Together Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries o

Full-time

USD 189,000.00 - 301,000.00 per year

RTL Engineer

San Jose, California

•

Today

Full-time

USD 138,000.00 - 206,000.00 per year

Senior Engineer, RTL Memory Centric Computing

San Jose, California

•

Today

Full-time

USD 138,000.00 - 206,000.00 per year

Principal Engineer, SOC Design

San Jose, California

•

Today

Full-time

USD 219,000.00 - 351,000.00 per year

FPGA Design / Development Engineer (Onsite)

Santa Clara, California

•

Today

Please note this is a 5-6 months contract position. This position is onsite in Santa Clara, CA. Client is looking for Design and Developer skills. Required Skills and Experience 4+ years of hands-on FPGA design and development experienceStrong understanding of digital logic, timing analysis, and debuggingProficiency in Verilog/SystemVerilogExperience with FPGA toolchains such as Xilinx Vivado, Lattice Diamond, or equivalentBachelor's degree in Mechanical Engineering, Electrical Engineering, or a

Easy Apply

Contract

Depends on Experience

AI Silicon Design Engineer

San Jose, California

•

Today

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the wo

Full-time

USD 119,000.00 per year

Jasper Formal Verification - Sr Principal Application Engineer

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. As a valued member of the North American Field Applications Engineering (AE) team, you will collaborate with prominent semiconductor and system companies to implement Cadence's Jasper Formal Verification solutions. This dynamic, customer-facing position requires you to provide hands-on technical support throughout both the pre-sale and post-sale stages. By working closely with account t

Full-time

USD 143,500.00 - 266,500.00 per year

Sr. Principal Software Engineer, Synthesis

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Description Cadence Design Systems is looking for a highly motivated software engineer to work as a member of the R&D staff on Cadence's Genus Synthesis Solution product. Genus is a complete product that encompasses logic synthesis and physical design. The product breadth means we are looking for skilled and motivated candidates with backgrounds in logic synthesis, word-level synth

Full-time

USD 154,000.00 - 286,000.00 per year

Principal DFT Engineer (Silicon Engineering)

Sunnyvale, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL DFT ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world'

Full-time

USD 210,000.00 - 295,000.00 per year

Principal Silicon Engineer - Networking

Santa Clara, California

•

Today

Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and complian

Full-time

USD 139,900.00 - 274,800.00 per year

Staff Hardware Design Engineer

Palo Alto, California

•

Today

PsiQuantum's mission is to build the first useful quantum computers-machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has been to build and deploy million-qubit, fault-tolerant quantum systems. Quantum computers harness the laws of quantum mechanics to solve problems that even the most advanced supercomputers or AI systems will never reach. Their impact will span energy, pharmaceuticals, finance, agriculture, transportati

Full-time

USD 200,000.00 - 215,000.00 per year

Verilog Design Engineer

Remote

•

12d ago

ob Title: Senior Verilog Design EngineerJob SummaryWe are looking for a Senior Verilog Design Engineer with 10+ years of experience in RTL design and digital hardware development. The ideal candidate should have strong expertise in ASIC/FPGA design flows, micro-architecture development, and SoC environments, with exposure to PCIe design or verification. Key ResponsibilitiesDevelop and implement RTL using Verilog for ASIC/FPGA platforms. Define micro-architecture and perform RTL coding, simulatio

Easy Apply

Contract

Depends on Experience

Senior Design Verification Engineer

Remote

•

21d ago

Design Verification (DV) Engineer Key Responsibilities Develop and maintain UVM-based SystemVerilog testbenchesCreate reusable verification components and environmentsDevelop and execute verification plans for subsystem and block levelDebug RTL issues and collaborate closely with designContribute to end-to-end validation flowsDrive coverage closureRequired Qualifications Strong hands-on expertise in UVM and SystemVerilogExperience with ARM-based protocols including:APBAXI (no CHI/coherency requi

Easy Apply

Contract

90 - 100

Design Verification Engineer (GPU)

San Jose, California

•

Yesterday

Job Title: "Design Verification Engineer (GPU)" Location: San Jose, CA (Onsite, 5 days a week) Duration: Long Term Description As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU. Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date I UVM version will place you among

Easy Apply

Contract

Depends on Experience

Verification Engineer

San Jose, California

•

14d ago

Title: PCIe Verification Engineer Location: Hybrid in San Jose CA Experience: 7+ Years Education: Bachelor/Master of Engineering (B.E./B.Tech/MS) in Electronics / Electrical / Computer Engineering or related field Role Summary Verify PCIe Switch / Retimer designs across Gen4/Gen5/Gen6 using SystemVerilog and UVM, ensuring protocol compliance, performance, and interoperability.Responsibilities Develop and execute PCIe verification plansBuild UVM-based verification environmentsVerify PCIe protocol

Easy Apply

Full-time, Third Party

$120,000 - $160,000

Applications Engineering, Sr Staff Engineer- RTL-to-GDS/Fusion Compiler

Sunnyvale, California

•

Today

Descriptions & Requirements Job Description and Requirements We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: You are an accompl

Full-time

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization