We are seeking a Senior Design Verification Engineer with strong SystemVerilog and UVM expertise to support verification of high-performance power distribution systems. The role involves developing UVM testbenches, validating designs, debugging issues, and driving verification closure in a fast-paced hardware environment. Must Have Skills: 8+ years of Design Verification experience Strong SystemVerilog and UVM production experience Built and deployed at least 5 UVM testbenches in production