Apply Now

Hiring Physical Design Engineer in California

Santa Clara, CA, US • Posted 19 hours ago • Updated 15 hours ago

Full Time

24 Months

On-site

Fitment

Dice Job Match Score™

📊 Calculating match score...

Job Details

Skills

Physical Design
EM/IR
DRC/LVS
DFM
Signal Integrity
Power Integrity
Chip
SoC

Summary

Hi,

Job Title: Physical Design Engineer
Location: Cupertino, CA
Work Mode: 100% Onsite (5 Days/Week)
Experience: 5 15Years

Job Description

We are actively hiring experienced Physical Design Engineers for a leading semiconductor client in Cupertino, CA. Candidates should possess strong expertise in end-to-end physical implementation and signoff flows for advanced node SoC designs.

Responsibilities

Execute complete physical design implementation flow including Floorplanning, Power Planning, Placement, CTS, Routing, and Timing Closure.
Perform Signal Integrity, Power Integrity, EM/IR, DRC/LVS, Antenna, and DFM signoff activities.
Handle block-level and full-chip implementation for advanced SoC designs.
Drive timing convergence and physical signoff closure.
Collaborate with RTL, STA, DFT, and Verification teams throughout implementation cycles.
Optimize PPA (Power, Performance, Area) across implementation stages.
Develop automation flows and methodology improvements using scripting.

Required Skills

Strong experience with Cadence and Synopsys physical design tool suites.
Expertise in STA and timing signoff using Synopsys PrimeTime.
Hands-on experience with advanced nodes such as 7nm/5nm/3nm.
Strong knowledge of Place & Route, CTS, Timing Closure, and Physical Verification.
Scripting expertise in TCL, Perl, Shell, and Make.
Excellent debugging and analytical skills.

Qualifications

Bachelor's or Master's degree in Electronics, Electrical Engineering, or VLSI.

Apply Now

Looking for immediate joiners or candidates available within short notice.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91126316
Position Id: 2026-23242
Posted 19 hours ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

ASIC Physical Design Engineer

San Jose, California

•

5d ago

Candidates must be currently authorized to work in the United States on a full-time, permanent basis. StaffRight Associates and our clients do not provide visa sponsorship for this position. PLEASE DO NOT APPLY IF YOU DO NOT MEET THESE ABOVE QUALIFICATIONS Great base pay, bonus, terrific benefits and exceptional 401k! he MissionStaffRight Associates is recruiting to identify a high-caliber ASICPhysical Design Engineer to spearhead the structural realization of next-generation System-on-Chip (So

Easy Apply

Full-time

170000 - 220000

Physical Design Engineer :: San Jose, CA (onsite) :: Long Term Contact

San Jose, California

•

Today

Physical Design Engineer San Jose, CA (onsite) Long Term Contact Strong experience in RTL synthesis using Cadence GenFusion compiler, including SDC constraint development and QoR optimization (timing, area, power) Hands-on expertise in Static Timing Analysis using Tempus, including setup/hold closure, C scenarios, OCV, and timing signoff concepts Ability to analyze and debug timing violations across synthesis and floorplan stages and drive closure Experience in block-level floorplanning using Ca

Easy Apply

Third Party, Contract

Senior Physical Design Signoff Engineer

San Jose, California

•

Today

Job Title: Senior Physical Design Signoff Engineer (Top-Level SoC) Location: SanJose CA Contract Experience: 8+ Years Job Summary We are hiring experienced Physical Design Signoff Engineers for advanced-node SoC projects (7nm/5nm/3nm). Candidates should have strong expertise in full-chip signoff with multiple successful tapeouts and the ability to drive signoff-to-tapeout closure independently. Key Responsibilities Lead top-level signoff activities for high-performance SoCs.Collaborate with RTL

Easy Apply

Contract

Depends on Experience

Physical Design Engineer

Sunnyvale, California

•

Today

Only Local independent candidates are allowed to apply for this Role. Location: Sunnyvale, CA | Austin, TX Experience: 10+ years Brief: Lead RTL-to-GDSII implementation for high-performance SoCs on 3nm/5nm nodes. Focus on PnR, timing closure, and power integrity. Core Tech Stack: Tools: Cadence Innovus or Synopsys ICC2/Fusion Compiler. Sign-off: PrimeTime (STA), RedHawk/Voltus (Power), Calibre (PV). Scripting: Python, Tcl, or Perl. Requirements: Proven track record with FinFET (5nm or below). E

Easy Apply

Full-time, Third Party

Depends on Experience

Search all similar jobs