Mountain View, California
•
Yesterday
Only Local independent candidates are allowed to apply for this Role. Location: Mountainview, CA Core Technical SkillsASIC Implementation: Full RTL-to-GDSII flow, Block-level Place & Route (PnR), Floorplanning, Power Planning, Placement, and Routing. Timing & Signoff: Clock Tree Synthesis (CTS), Static Timing Analysis (STA), Timing Constraints (SDC), and Timing Closure (Setup/Hold/Transition/Noise). Design Optimization: Power-Performance-Area (PPA) optimization, low-power design techniques, and
Easy Apply
Full-time, Third Party
Depends on Experience



















