Questa jobs in sunnyvale, ca

Sunnyvale, California

•

10d ago

Payrate: $82.00- $85.00/hr. Summary Design Verification engineer for wearables silicon accelerator IPs testbench development, coverage-driven verification, RTL debug, and power/performance measurement. ResponsibilitiesDevelop and execute verification plans for RTL blocks/IPs across the subsystem.Build and maintain System Verilog/UVM test benches; write directed and constrained-random tests.Drive functional coverage and assertion (SVA) closure; run and triage regressions.Perform power/performan

Easy Apply

Third Party, Contract

$82 - $85

DFx Verification Engineer

Santa Clara, California

•

Today

DFx Verification Engineer Location: - Santa Clara, CA (Onsite) Exp Range: - 5-20 Years of experience Long Term Contract (12 Months +) / Full Time Position JD Key Responsibilities Develop and execute verification plans for DFx features including: Scan (stuck-at, transition fault) MBIST / LBIST Boundary Scan (JTAG) Memory repair and redundancy Low-power test scenarios Create and maintain testbenches using SystemVerilog/UVM for DFx validation Verify: Scan chain integrity and connectivity T

Easy Apply

Full-time, Part-time, Contract, Third Party

FPGA Engineer - Remote

Remote

•

19d ago

The EndoSec FPGA Engineer is responsible for designing, developing, testing, and maintaining IP cores and FPGA-based systems used in hardware security applications. Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA configurations implementing the latest leakage-resilient hardware cryptography algorithms using state-of-the-art FPGA hardware. Modeling and Simulation: Use simulation tools and verification frameworks to ensure mathematically correct logic befor

Easy Apply

Full-time

Depends on Experience

Design Engineer III

Sunnyvale, California

•

Today

Job Description Onsite 3 days in Sunnyvale, CA Job Description About the role: Design Verification engineer for wearables silicon accelerator IPs - testbench development, coverage-driven verification, RTL debug, and power/performance measurement. Responsibilities Develop and execute verification plans for RTL blocks/IPs across the subsystem. Build and maintain SystemVerilog/UVM testbenches; write directed and constrained-random tests. Drive functional coverage and assertion (SVA) closure; run a

Contract

USD 80.00 - 86.00 per hour

FPGA System Design Engineer

San Jose, California

•

Today

Job Details: Job Description: Altera is seeking a highly motivated FPGA System Design Engineer to join our Aerospace, Defense, and Government (ADG) solutions team. In this role, you will work directly with strategic customers to architect, implement, optimize, and benchmark advanced signal processing and embedded computing solutions on Altera FPGA platforms. You will collaborate with industry experts, customer engineering teams, and internal FPGA tool development organizations to accelerate c

Full-time

USD 118,900.00 - 172,200.00 per year

Sr. Staff Engineer, ASIC Design

San Jose, California

•

Today

Sr. Staff Engineer, ASIC Design Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models. Backed by industry giants like NVIDIA, AMD and Intel and manufactured in partnership with the world's leading semiconductor ecosystem, Ayar Labs' co-packaged o

Full-time

USD 180,000.00 - 223,000.00 per year

FPGA Engineer Engineer (eInfochips)

San Jose, California

•

Today

Position: FPGA Engineer Engineer (eInfochips) Job Description: Job Description Location: San Jose CA and Austin TX (Day-1 Onsite) Experience: 9+ Years What candidate will Be Doing: Proficient in Verilog/System Verilog coding constructs.Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting)Experience with high speed PCIe designs and protocols.Experience with Industry standard interface protocols such as AXI, APB, etc.Experience

Full-time

Lead FPGA Engineer

Milpitas, California

•

Today

Company Overview KLA is a global leader in diversified electronics for the semiconductor manufacturing ecosystem. Virtually every electronic device in the world is produced using our technologies. No laptop, smartphone, wearable device, voice-controlled gadget, flexible screen, VR device or smart car would have made it into your hands without us. KLA invents systems and solutions for the manufacturing of wafers and reticles, integrated circuits, packaging, printed circuit boards and flat panel d

Full-time

USD 117,800.00 - 200,300.00 per year

Core Engineering - Design Engineer III

Sunnyvale, California

•

Today

Job#: 3045115 Job Description: Core Engineering - Design Engineer Location: Sunnyvale, California (Partial Remote) 3 days / week onsite Compensation: $70- $80 Hourly Role Overview This position is for a Design Verification engineer focused on wearables silicon accelerator IPs. The role involves testbench development, coverage-driven verification, RTL debug, and power and performance measurement. The successful candidate will work with a small team to build and run testbenches, analyze cove

Easy Apply

Full-time

$70 - $80 per hour

Senior Product Planning Engineer - Simulation, Security, and Deployment

San Jose, California

•

Today

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them. AMD is powering the next generation of supercomputing, high-performance computing

Full-time

USD 143,500.00 per year

Electrical Design Engineer - FPGA & PCB Design

Milpitas, California

•

Today

Full-time

USD 117,800.00 - 200,300.00 per year

Principal Engineer, CAD

Santa Clara, California

•

Today

About SiTime SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and

Full-time

USD 148,320.00 - 203,940.00 per year

Post-Silicon Systems Software Validation Engineer

Remote or California

•

Today

Position: Post-Silicon Systems Software Validation Engineer Job Description: - Strong programming skills (Python, Lua, C/C++, Rust, Go, etc) - A solid understanding of computer architecture and chip/system validation methodologies - Firmware testing and/or development (BIOS, BMC, drivers) - Domain expertise in any of these areas: PCIe, HBM, GPUs, neural networks, ML HW architecture - Knowledge of the full validation lifecycle from RTL simulation (SystemVerilog/UVM, VCS, Questa, Xcelium) and emu

Full-time

USD 87,400.00 - 165,000.00 per year

SoC Platform Engineer

Saratoga, California

•

Today

Ready to make connectivity from space universally accessible, secure and actionable? Then you've come to the right place! E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems. We're intentional, we're una

Full-time

USD 150,000.00 - 220,000.00 per year

Sr. Staff Engineer (UVM, AMBA, System Verilog & Digital Verification)

San Jose, California

•

14d ago

Xoriant is an equal opportunity employer. No person shall be excluded from consideration for employment because of race, ethnicity, religion, caste, gender, gender identity, sexual orientation, marital status, national origin, age, disability or veteran status. TITLE:- Sr. Staff Engineer (SystemVerilog & Digital Verification)LOCATION:- SanJose, CA (onsite)This role is part of a large RFC/RFIC/DFT engineering organization, focused on advanced digital verification across complex SoC and mixed-sig

Easy Apply

Contract

$90 - $100

SoC Digital Verification Engineer, Multimedia Lab

San Jose, California

•

Today

Responsibilities About the team: Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts

Full-time

USD 162,000.00 - 316,800.00 per year

Senior SoC Digital Verification Engineer, Multimedia Lab

San Jose, California

•

Today

Full-time

USD 218,400.00 - 480,000.00 per year

FPGA Engineer - Remote

Remote

•

19d ago

Easy Apply

Full-time

Depends on Experience

Questa jobs in Sunnyvale, CA, USA