San Jose, California
•
Yesterday
We are looking for formal verification experts to ensure design correctness using mathematical verification techniques and advanced formal tools. Key Responsibilities: Develop formal verification strategies and methodologiesWrite SystemVerilog Assertions (SVA)Perform property checking, equivalence checking, and CDC/RDC analysisIdentify corner cases missed in simulationCollaborate with RTL teams for design improvements Required Skills: Strong knowledge of formal verification tools (Jasper, VC For
Easy Apply
Full-time
160000 - 170000














